| |
|
 |
Samsung Electronic
|
| Part No. |
K7N167245A
|
| OCR Text |
256kx72 pipelined n t ram tm - 1 - rev 0.3 dec. 2001 k7n167245a preliminary document title 256kx72-bit pipelined n t ram tm the attached data sheets are prepared and approved by samsung electronics. samsung electronics co., ltd. reserve t... |
| Description |
256kx72-bit Pipelined NtRAMData Sheet
|
| File Size |
473.86K /
20 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronic
|
| Part No. |
K7Z167285A
|
| OCR Text |
256kx72 double late write sigmaram tm - 1 - rev 0.3 july 2001 k7z167285a preliminary document title 256kx72 double late write sigmaram tm ...bit pipelined sigmaram tm the k7z167285a is 18,874,368-bits synchronous static srams. the double ... |
| Description |
256Kx72 Double Late Write SigmaRAMData Sheet
|
| File Size |
348.53K /
21 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola Mobility Holdings, Inc.
|
| Part No. |
PC7410M16
|
| OCR Text |
256kx72 21 mm x 25 mm, 255 ceramic ball grid array maximum core frequency = 400 mhz maximum l2 cache frequency = 200 mhz maximum 60x...bit l2 address bus 64- 32-bit l2 data bus 64-bit data bus 32-bit address bus 32-bit 32-bit 32-bit 6... |
| Description |
PC7410M16 [Updated 12/02. 35 Pages] PC7410M16 [更新12/0235页]
|
| File Size |
355.48K /
35 Page |
View
it Online |
Download Datasheet |
| |
|
|
Seiko NPC, Corp.
|
| Part No. |
CY7C1307V25
|
| OCR Text |
...25 is organized internally as a 256kx72 sram. accesses are completed in a burst of four sequential 18-bit data words. read operations are initiated by asserting rps active at the rising edge of the positive input clock (k). the address pr... |
| Description |
Memory 内存
|
| File Size |
232.26K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
PC7410M16 PC7410M16VG400L
|
| OCR Text |
256Kx72 21 mm x 25 mm, 255 Ceramic Ball Grid Array Maximum Core Frequency = 400 MHz Maximum L2 Cache Frequency = 200 MHz Maximum 60x Bus Fre...bit (4 Instructions) 32-Kbyte I Cache
PC7410M16
Additional Features Time Base Counter/Decremente... |
| Description |
PC7410 2MByte backside L2-cache Multi-Chip Package
RISC microprocessor. 16 Mbits: 256K x 72 SSRAM. Max internal processor speed 400 MHz. 1.8V -100mV.
|
| File Size |
351.43K /
35 Page |
View
it Online |
Download Datasheet |
| |
|
|
White Electronic Designs
|
| Part No. |
WED3C7410E16M-400BX
|
| OCR Text |
...B SSRAM L2 cache, configured as 256Kx72 * 21mmx25mm, 255 Ceramic Ball Grid Array (CBGA) * Maximum Core frequency = 400MHz @ 1.8V * Maximum L...Bit (4 Instructions)
BLOCK DIAGRAM
Additional Features Time Base Counter/Decrementer Clock Mul... |
| Description |
RISC Microprocessor Multichip Package
|
| File Size |
300.81K /
13 Page |
View
it Online |
Download Datasheet |
|
For
256kx72-bit Found Datasheets File :: 33 Search Time::2.937ms
Page :: | <1> | 2 | 3 | 4 | |
▲Up To
Search▲ |
|
Price and Availability
|
