View TS4984IQT_8970725.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

january 2005 revision 1 1/29 operating from v cc =2.2v to 5.5v 1w output power per channel @ v cc =5v, thd+n=1%, rl=8 ? 10na standby current 62db psrr @ 217hz with grounded inputs high snr: 100db(a) typ. near-zero pop & click available in qfn16 4x4 mm, 0.5mm pitch, leadfree package description the ts4984 has been designed for top of the class stereo audio applications. thanks to its compact and power dissipation efficient qfn package, it suits various applications. with a btl configuration, this audio power amplifier is capable of delivering 1w per channel of continuous rms output power into an 8 ? load @ 5v. an externally controlled standby mode control reduces the supply current to less than 10na per channel. the device also features an internal thermal shutdown protection. the gain of each channel can be configured by external gain setting resistors. pin connections (top view) applications cellular mobile phones notebook computers & pdas lcd monitors & tvs portable audio devices order codes ts4984iq ? tqfn16 4x4mm 1 2 3 4 56 7 8 12 11 10 9 16 15 14 13 in- l in+ l bypass l nc gnd1 gnd2 vo+r vo-r in+ r in- r bypass r stby vcc2 vcc1 vo+l vo-l 1 2 3 4 56 7 8 12 11 10 9 16 15 14 13 16 15 14 13 in- l in+ l bypass l nc gnd1 gnd2 vo+r vo-r in+ r in- r bypass r stby vcc2 vcc1 vo+l vo-l part number temperature range package packaging marking TS4984IQT -40, +85c qfn tape & reel k984 ts4984 2 x 1w stereo audio power amplifier with active low standby mode
ts4984 typical application 2/29 1 typical application figure 1 shows a schematic view of a typical audio amplification application using the ts4984. table 1 describes the components used in this typical application. figure 1: typical application schematic table 1: external component descriptions components functional description r in l,r inverting input resistors which sets the closed loop gain in conjunction with r feed . these resistors also form a high pass filter with c in (fc = 1 / (2 x pi x r in x c in )) . c in l,r input coupling capacitors which blocks the dc voltage at the amplifier input terminal. r feed l,r feedback resistors which sets the closed loop gain in conjunction with r in . c s supply bypass capacitor which provides power supply filtering. c b bypass pin capacitor which provides half supply filtering. a v l, r closed loop gain in btl configuration = 2 x (r feed / r in ) on each channel. 1 2 12 14 5 16 15 bias 3 av = -1 bypass l standby vcc1 + - + - av = -1 gnd1 + - + - 10 9 8 7 11 bypass r gnd2 vcc2 6 13 vo-l vo+l vo-r vo+r in-l in+l in+r in-r u1 ts4984 vcc + cs 1u 1 2 3 vcc rin-l cin-l input l gnd rin-r cin-r input r gnd cfeed-l rfeed-l cfeed-r rfeed-r + cb 1u neg. output l pos. output l neg. output r pos. output r wire optional internal connection 22k 22k 22k 22k 100n 100n
absolute maximum ratings and operating conditions ts4984 3/29 2 absolute maximum ratings and operating conditions table 2: key parameters and their absolute maximum ratings symbol parameter value unit v cc supply voltage 1 1) all voltages values are measured with respect to the ground pin 6v v i input voltage 2 2) the magnitude of input signal must never exceed v cc + 0.3v / gnd - 0.3v gnd to v cc v t oper operating free air temperature range -40 to + 85 c t stg storage temperature -65 to +150 c t j maximum junction temperature 150 c r thja thermal resistance junction to ambient qfn16 120 c/w p d power dissipation internally limited esd human body model 3 3) the voltage value is measured with respect from pin to supply 2kv esd machine model 200 v latch-up immunity 200ma table 3: operating conditions symbol parameter value unit v cc supply voltage 2.2 to 5.5 v v icm common mode input voltage range 1.2v to v cc v v stb standby voltage input: device on device off 1.35 v stb v cc gnd v stb 0.4 v r l load resistor 4 ? r outgnd resistor output to gnd (v stb = gnd) 1m ? t sd thermal shutdown temperature 150 c r thja thermal resistance junction to ambient qfn16 1 qfn16 2 1) when mounted on a 4-layer pcb with via 2) when mounted on a 2 layer pcb 45 85 c/w
ts4984 electrical characteristics 4/29 3 electrical characteristics table 4: electrical characteristics for v cc = +5v, gnd = 0v, t amb = 25c (unless otherwise specified) symbol parameter min. typ. max. unit i cc supply current no input signal, no load 7.4 12 ma i standby standby current 1 no input signal, vstdby = g nd , rl = 8 ? 1) standby mode is activated when vstdby is tied to gnd. 10 1000 na vo o output offset voltage no input signal, rl = 8 ? 110 mv p out output power thd = 1% max, f = 1khz, rl = 8 ? 0.8 1 w thd + n total harmonic distortion + noise po = 1wrms, av = 2, 20hz f 20khz, rl = 8 ? 0.2 % psrr power supply rejection ratio 2 rl = 8 ?, av = 2 , vripple = 200mvpp, input grounded f = 217hz f = 1khz 2) all psrr data limits are guaranteed by production sampling tests dynamic measurements - 20*log(rms(vout)/rms(vripple)). vripple is the sinusoidal signal superimposed upon vcc. 55 55 62 64 db crosstalk channel separation, r l = 8 ? f = 1khz f = 20hz to 20khz -92 -70 db t wu wake-up time (cb = 1f) 90 130 ms t stdb standby time (cb = 1f) 10 s v stdbh standby voltage level high 1.3 v v stdbl standby voltage level low 0.4 v m phase margin at unity gain r l = 8 ? , c l = 500pf 65 degrees gm gain margin r l = 8 ? , c l = 500pf 15 db gbp gain bandwidth product r l = 8 ? 1.5 mhz
electrical characteristics ts4984 5/29 table 5: electrical characteristics for v cc = +3.3v, gnd = 0v, t amb = 25c (unless otherwise specified) symbol parameter min. typ. max. unit i cc supply current no input signal, no load 6.6 12 ma i standby standby current 1 no input signal, vstdby = g nd , rl = 8 ? 10 1000 na vo o output offset voltage no input signal, rl = 8 ? 110 mv p out output power thd = 1% max, f = 1khz, rl = 8 ? 300 450 mw thd + n total harmonic distortion + noise po = 400mwrms, av = 2, 20hz f 20khz, rl = 8 ? 0.1 % psrr power supply rejection ratio 2 rl = 8 ?, av = 2 , vripple = 200mvpp, input grounded f = 217hz f = 1khz 55 55 61 63 db crosstalk channel separation, r l = 8 ? f = 1khz f = 20hz to 20khz -94 -68 db t wu wake-up time (cb = 1f) 110 140 ms t stdb standby time (cb = 1f) 10 s v stdbh standby voltage level high 1.2 v v stdbl standby voltage level low 0.4 v m phase margin at unity gain r l = 8 ? , c l = 500pf 65 degrees gm gain margin r l = 8 ? , c l = 500pf 15 db gbp gain bandwidth product r l = 8 ? 1.5 mhz 1) standby mode is activated when vstdby is tied to gnd 2) all psrr data limits are guaranteed by production sampling tests dynamic measurements - 20*log(rms(vout)/rms(vripple)). vripple is the sinusoidal signal superimposed upon vcc.
ts4984 electrical characteristics 6/29 table 6: electrical characteristics for v cc = +2.6v, gnd = 0v, t amb = 25c (unless otherwise specified) symbol parameter min. typ. max. unit i cc supply current no input signal, no load 6.2 12 ma i standby standby current 1 no input signal, vstdby = g nd , rl = 8 ? 10 1000 na vo o output offset voltage no input signal, rl = 8 ? 110 mv p out output power thd = 1% max, f = 1khz, rl = 8 ? 200 250 mw thd + n total harmonic distortion + noise po = 200mwrms, av = 2, 20hz f 20khz, rl = 8 ? 0.1 % psrr power supply rejection ratio 2 rl = 8 ?, av = 2 , vripple = 200mvpp, input grounded f = 217hz f = 1khz 55 55 60 62 db crosstalk channel separation, r l = 8 ? f = 1khz f = 20hz to 20khz -95 -68 db t wu wake-up time (cb = 1f) 125 150 ms t stdb standby time (cb = 1f) 10 s v stdbh standby voltage level high 1.2 v v stdbl standby voltage level low 0.4 v m phase margin at unity gain r l = 8 ? , c l = 500pf 65 degrees gm gain margin r l = 8 ? , c l = 500pf 15 db gbp gain bandwidth product r l = 8 ? 1.5 mhz 1) standby mode is activated when vstdby is tied to gnd 2) all psrr data limits are guaranteed by production sampling tests dynamic measurements - 20*log(rms(vout)/rms(vripple)). vripple is the sinusoidal signal superimposed upon vcc.
electrical characteristics ts4984 7/29 figure 2: open loop frequency response figure 3: open loop frequency response figure 4: open loop frequency response figure 5: open loop frequency response figure 6: open loop frequency response figure 7: open loop frequency response 0.1 1 10 100 1000 10000 -60 -40 -20 0 20 40 60 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 5v rl = 8 ? tamb = 25 c phase () 0.1 1 10 100 1000 10000 -60 -40 -20 0 20 40 60 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 3.3v rl = 8 ? tamb = 25 c phase () 0.1 1 10 100 1000 10000 -60 -40 -20 0 20 40 60 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 2.6v rl = 8 ? tamb = 25 c phase () 0.1 1 10 100 1000 10000 -40 -20 0 20 40 60 80 100 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 5v cl = 560pf tamb = 25 c phase () 0.1 1 10 100 1000 10000 -40 -20 0 20 40 60 80 100 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 3.3v cl = 560pf tamb = 25 c phase () 0.1 1 10 100 1000 10000 -40 -20 0 20 40 60 80 100 -200 -160 -120 -80 -40 0 gain phase gain (db) frequency (khz) vcc = 2.6v cl = 560pf tamb = 25 c phase ()
ts4984 electrical characteristics 8/29 figure 8: power supply rejection ratio (psrr) vs. frequency figure 9: power supply rejection ratio (psrr) vs. frequency figure 10: power supply rejection ratio (psrr) vs. frequency figure 11: power supply rejection ratio (psrr) vs. frequency figure 12: power supply rejection ratio (psrr) vs. frequency figure 13: power supply rejection ratio (psrr) vs. frequency 100 1000 10000 100000 -70 -60 -50 -40 -30 -20 -10 0 vcc : 2.2v 2.6v 3.3v 5v vripple = 200mvpp av = 2 input = grounded cb = cin = 1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz) 100 1000 10000 100000 -60 -50 -40 -30 -20 -10 0 vcc : 2.2v 2.6v 3.3v 5v vripple = 200mvpp av = 5 input = grounded cb = cin = 1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz) 100 1000 10000 100000 -50 -40 -30 -20 -10 0 vcc : 2.2v 2.6v 3.3v 5v vripple = 200mvpp av = 10 input = grounded cb = cin = 1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz) 100 1000 10000 100000 -60 -50 -40 -30 -20 -10 0 vcc = 5, 3.3, 2.5 & 2.2v vripple = 200mvpp av = 2 input = grounded cb = 0.1 f, cin = 1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz) 100 1000 10000 100000 -80 -70 -60 -50 -40 -30 -20 -10 0 vcc = 2.2, 2.6, 3.3, 5v vripple = 200mvpp rfeed = 22k ? input = floating cb = 1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz) 100 1000 10000 100000 -80 -70 -60 -50 -40 -30 -20 -10 0 vcc = 2.2, 2.6, 3.3, 5v vripple = 200mvpp rfeed = 22k ? input = floating cb = 0.1 f rl >= 4 ? tamb = 25 c psrr (db) frequency (hz)
electrical characteristics ts4984 9/29 figure 14: power supply rejection ratio (psrr) vs. dc output voltage figure 15: power supply rejection ratio (psrr) vs. dc output voltage figure 16: power supply rejection ratio (psrr) vs. dc output voltage figure 17: power supply rejection ratio (psrr) vs. dc output voltage figure 18: power supply rejection ratio (psrr) vs. dc output voltage figure 19: power supply rejection ratio (psrr) vs. dc output voltage -5-4-3-2-1012345 -70 -60 -50 -40 -30 -20 -10 0 vcc = 5v vripple = 200mvpp rl = 8 ? cb = 1 f av = 2 tamb = 25 c psrr (db) differential dc output voltage (v) -5-4-3-2-1012345 -60 -50 -40 -30 -20 -10 0 vcc = 5v vripple = 200mvpp rl = 8 ? cb = 1 f av = 5 tamb = 25 c psrr (db) differential dc output voltage (v) -5-4-3-2-1012345 -50 -40 -30 -20 -10 0 vcc = 5v vripple = 200mvpp rl = 8 ? cb = 1 f av = 10 tamb = 25 c psrr (db) differential dc output voltage (v) -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -70 -60 -50 -40 -30 -20 -10 0 vcc = 3.3v vripple = 200mvpp rl = 8 ? cb = 1 f av = 2 tamb = 25 c psrr (db) differential dc output voltage (v) -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -60 -50 -40 -30 -20 -10 0 vcc = 3.3v vripple = 200mvpp rl = 8 ? cb = 1 f av = 5 tamb = 25 c psrr (db) differential dc output voltage (v) -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 -50 -40 -30 -20 -10 0 vcc = 3.3v vripple = 200mvpp rl = 8 ? cb = 1 f av = 10 tamb = 25 c psrr (db) differential dc output voltage (v)
ts4984 electrical characteristics 10/29 figure 20: power supply rejection ratio (psrr) vs. dc output voltage figure 21: power supply rejection ratio (psrr) vs. dc output voltage figure 22: power supply rejection ratio (psrr) vs. dc output voltage figure 23: power supply rejection ratio (psrr) at f=217hz vs. bypass capacitor figure 24: output power vs. power supply voltage figure 25: output power vs. power supply voltage -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 -70 -60 -50 -40 -30 -20 -10 0 vcc = 2.6v vripple = 200mvpp rl = 8 ? cb = 1 f av = 2 tamb = 25 c psrr (db) differential dc output voltage (v) -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 -60 -50 -40 -30 -20 -10 0 vcc = 2.6v vripple = 200mvpp rl = 8 ? cb = 1 f av = 5 tamb = 25 c psrr (db) differential dc output voltage (v) -2.5 -2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 -50 -40 -30 -20 -10 0 vcc = 2.6v vripple = 200mvpp rl = 8 ? cb = 1 f av = 10 tamb = 25 c psrr (db) differential dc output voltage (v) 0.1 1 -80 -70 -60 -50 -40 -30 av=10 vcc: 2.6v 3.3v 5v av=5 vcc: 2.6v 3.3v 5v av=2 vcc: 2.6v 3.3v 5v tamb=25 c psrr at 217hz (db) bypass capacitor cb ( f) 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 thd+n=10% thd+n=1% rl = 4 ? f = 1khz bw < 125khz tamb = 25 c pout (w) vcc (v) 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 thd+n=10% thd+n=1% rl = 8 ? f = 1khz bw < 125khz tamb = 25 c pout (w) vcc (v)
electrical characteristics ts4984 11/29 figure 26: output power vs. power supply voltage figure 27: output power vs. power supply voltage figure 28: output power vs. load resistor figure 29: output power vs. load resistor figure 30: output power vs. load resistor figure 31: power dissipation vs. output power 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 thd+n=10% thd+n=1% rl = 16 ? f = 1khz bw < 125khz tamb = 25 c pout (w) vcc (v) 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 0.50 0.55 0.60 thd+n=10% thd+n=1% rl = 32 ? f = 1khz bw < 125khz tamb = 25 c pout (w) vcc (v) 4 8 12 16 20 24 28 32 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 thd+n=10% thd+n=1% vcc = 5v f = 1khz bw < 125khz tamb = 25 c pout (w) load resistance (w) 4 8 12 16 20 24 28 32 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 thd+n=10% thd+n=1% vcc = 3.3v f = 1khz bw < 125khz tamb = 25 c pout (w) load resistance 4 8 12 16 20 24 28 32 0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 thd+n=10% thd+n=1% vcc = 2.6v f = 1khz bw < 125khz tamb = 25 c pout (w) load resistance 0.0 0.2 0.4 0.6 0.8 1.0 1.2 0.0 0.4 0.8 1.2 1.6 2.0 2.4 rl=16 ? rl=8 ? vcc=5v f=1khz thd+n<1% rl=4 ? power dissipation (w) output power (w)
ts4984 electrical characteristics 12/29 figure 32: power dissipation vs. output power figure 33: power dissipation vs. output power figure 34: clipping voltage vs. power supply voltage and load resistor figure 35: clipping voltage vs. power supply voltage and load resistor figure 36: current consumption vs. power supply voltage figure 37: current consumption vs. standby voltage at vcc=5v 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.0 0.2 0.4 0.6 0.8 1.0 1.2 rl=16 ? rl=8 ? vcc=3.3v f=1khz thd+n<1% rl=4 ? power dissipation (w) output power (w) 0.00 0.04 0.08 0.12 0.16 0.20 0.24 0.28 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 rl=16 ? rl=8 ? vcc=2.6v f=1khz thd+n<1% rl=4 ? power dissipation (w) output power (w) 2.5 3.0 3.5 4.0 4.5 5.0 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 rl = 16 ? rl = 8 ? rl = 4 ? tamb = 25 c vout1 & vout2 clipping voltage high side (v) vcc (v) 2.5 3.0 3.5 4.0 4.5 5.0 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 rl = 16 ? rl = 8 ? rl = 4 ? tamb = 25 c vout1 & vout2 clipping voltage low side (v) vcc (v) no loads tamb=25c vcc = 5v no loads tamb=25c
electrical characteristics ts4984 13/29 figure 38: current consumption vs. standby voltage at vcc=3.3v figure 39: current consumption vs. standby voltage at vcc=2.6v figure 40: current consumption vs. standby voltage at vcc=2.2v figure 41: thd+n vs. output power figure 42: thd+n vs. output power figure 43: thd+n vs. output power vcc = 3.3v no loads tamb=25c vcc = 2.6v no loads tamb=25c vcc = 2.2v no loads tamb=25c 1e?3 0.01 0.1 1 0.01 0.1 1 10 vcc=5v vcc=3.3v vcc=2.6v vcc=2.2v rl = 4 ? f = 20hz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 1e?3 0.01 0.1 1 10 vcc=5v vcc=3.3v vcc=2.6v vcc=2.2v rl = 8 ? f = 20hz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 1e?3 0.01 0.1 1 10 vcc=2.6v vcc=3.3v vcc=5v vcc=2.2v rl = 16 ? f = 20hz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w)
ts4984 electrical characteristics 14/29 figure 44: thd+n vs. output power figure 45: thd+n vs. output power figure 46: thd+n vs. output power figure 47: thd+n vs. output power figure 48: thd+n vs. output power figure 49: thd+n vs. output power 1e?3 0.01 0.1 1 0.01 0.1 1 10 vcc = 3.3v vcc = 5v vcc = 2.6v vcc = 2.2v rl = 4 ? f = 1khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 0.01 0.1 1 10 vcc = 3.3v vcc = 5v vcc = 2.6v vcc = 2.2v rl = 8 ? f = 1khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 0.01 0.1 1 10 vcc = 5v vcc = 3.3v vcc = 2.6v vcc = 2.2v rl = 16 ? f = 1khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 0.1 1 10 vcc = 3.3v vcc = 5v vcc = 2.6v vcc = 2.2v rl = 4 ? f = 20khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 0.1 1 10 vcc = 3.3v vcc = 5v vcc = 2.6v vcc = 2.2v rl = 8 ? f = 20khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w) 1e?3 0.01 0.1 1 0.1 1 10 vcc = 5v vcc = 3.3v vcc = 2.6v vcc = 2.2v rl = 16 ? f = 20khz av = 2 cb = 1 f bw < 125khz tamb = 25c thd+n (%) pout (w)
electrical characteristics ts4984 15/29 figure 50: thd+n vs. frequency figure 51: thd+n vs. frequency figure 52: thd+n vs. frequency figure 53: signal to noise ratio vs. power supply with unweighted filter (20hz to 20khz) figure 54: signal to noise ratio vs. pwr supply with unweighted filter ( 20hz to 20khz ) figure 55: signal to noise ratio vs. power supply with a weighted filter 100 1000 10000 0.01 0.1 vcc=2.2v, po=40mw vcc=5v, po=1w rl=4 ? av=2 cb = 1 f bw < 125khz tamb = 25 c 20k 20 thd + n (%) frequency (hz) 100 1000 10000 0.01 0.1 vcc=2.2v, po=70mw vcc=5v, po=o.8w rl=8 ? av=2 cb = 1 f bw < 125khz tamb = 25 c 20k 20 thd + n (%) frequency (hz) 100 1000 10000 0.01 0.1 vcc=2.2v, po=70mw vcc=5v, po=o.5w rl=16 ? av=2 cb = 1 f bw < 125khz tamb = 25 c 20k 20 thd + n (%) frequency (hz) 2.5 3.0 3.5 4.0 4.5 5.0 85 90 95 100 power supply voltage (v) av = 2 cb = 1 f thd+n < 0.7% tamb = 25 c rl=16 ? rl=4 ? rl=8 ? signal to noise ratio (db) 2.5 3.0 3.5 4.0 4.5 5.0 70 75 80 85 rl=16 ? av = 10 cb = 1 f thd+n < 0.7% tamb = 25 c rl=4 ? rl=8 ? signal to noise ratio (db) power supply voltage (v) 2.5 3.0 3.5 4.0 4.5 5.0 90 95 100 105 rl=8 ? rl=16 ? av = 2 cb = 1 f thd+n < 0.7% tamb = 25 c rl=4 ? signal to noise ratio (db) power supply voltage (v)
ts4984 electrical characteristics 16/29 figure 56: signal to noise ratio vs. power supply with a weighted filter figure 57: crosstalk vs. frequency figure 58: crosstalk vs. frequency figure 59: crosstalk vs. frequency figure 60: crosstalk vs. frequency figure 61: output noise voltage, device on 2.5 3.0 3.5 4.0 4.5 5.0 80 85 90 95 rl=16 ? rl=8 ? rl=4 ? av = 10 cb = 1 f thd+n < 0.7% tamb = 25 c signal to noise ratio (db) power supply voltage (v) 100 1000 10000 -120 -100 -80 -60 -40 -20 0 vcc = 5v av = 2 pout = 1w rl = 8 ? bw < 125khz tamb = 25 c l to r r to l crosstalk (db) frequency (hz) 100 1000 10000 -120 -100 -80 -60 -40 -20 0 vcc = 3.3v av = 2 pout = 300mw rl = 8 ? bw < 125khz tamb = 25 c l to r r to l crosstalk (db) frequency (hz) 100 1000 10000 -120 -100 -80 -60 -40 -20 0 vcc = 2.6v av = 2 pout = 180mw rl = 8 ? bw < 125khz tamb = 25 c l to r r to l crosstalk (db) frequency (hz) 100 1000 10000 -120 -100 -80 -60 -40 -20 0 vcc = 2.2v av = 2 pout = 70mw rl = 8 ? bw < 125khz tamb = 25 c l to r r to l crosstalk (db) frequency (hz) 246810 10 15 20 25 30 35 40 45 50 a weighted filter unweighted filter vcc = 2.2v to 5v cb = 1 f rl = 8 ? tamb = 25c output noise voltage ( vrms) closed loop gain
electrical characteristics ts4984 17/29 figure 62: output noise voltage, device in standby figure 63: power derating curves 246810 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 2.25 2.50 2.75 3.00 a weighted filter unweighted filter vcc = 2.2v to 5v cb = 1 f rl = 8 ? tamb = 25c output noise voltage ( vrms) closed loop gain 0 25 50 75 100 125 150 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 mounted on 2-layer pcb no heat sink mounted on 4-layer pcb with via qfn16 package power dissipation (w) ambiant temperature ( c)
ts4984 application information 18/29 4 application information the ts4984 integrates two monolithic power amplifiers with a btl (bridge tied load) output type (explained in more detail in section 4.1 ). for this discussion, only the left-channel amplifier will be referred to. referring to the schematic in figure 64 , we assign the following variables and values: v in =in-l v out1 =vo - l, v out2 =vo+r r in = rin-l, r feed = rfeed-l c feed = cfeed-l 4.1 btl configuration principle btl (bridge tied load) means that each end of the load is connected to two single-ended output amplifiers. thus, we have: single-ended output 1 = v out1 =v out (v), single-ended output 2 = v out2 =-v out (v), v out1 -v out2 =2v out (v) the output power is: for the same power supply voltage, the output power in a btl configuration is four times higher than the output power in a single-ended configuration. figure 64: typical application schematic - left channel rin = rin-l cin = cin-l input l gnd rfeed = rfeed-l vcc + cs 1u rl cfeed = cfeed-l av = -1 vin- vin+ vout 1 vout 2 + - + - vcc1 vcc2 vo-l vo+l in-l in+l = = = = bias bypass standby ts4984 + cb 1u p out 2v outrms () 2 r l ------------------------------------ - =
application information ts4984 19/29 4.2 gain in typical application schematic the typical application schematic ( figure 64 ) is shown on page 18 . in the flat region (no c in effect), the output voltage of the first stage is: for the second stage: v out2 =-v out1 (v) the differential output voltage is: the differential gain, referred to as g v for greater convenience, is: v out2 is in phase with v in and v out1 is phased 180 with v in . this means that the positive terminal of the loudspeaker should be connected to v out2 and the negative to v out1 . 4.3 low and high frequency response in the low frequency region, c in starts to have an effect. c in forms with r in a high-pass filter with a -3db cut-off frequency: in the high frequency region, you can limit the bandwidth by adding a capacitor ( c feed ) in parallel with r feed . it forms a low-pass filter with a -3db cut-off frequency. f ch is in hz. v out 1 v ? in () r feed r in --------------- (v) = v out 2 v out 1 ? 2v in r feed r in --------------- (v) = g v v out 2 v out 1 ? v in ------------------------------------ 2 r feed r in --------------- == f cl 1 2 r in c in ------------------------- - (hz) = f ch 1 2 r feed c feed --------------------------------------- - (hz) =
ts4984 application information 20/29 the following graph ( figure 65 ) shows an example of c in and c feed influence. 4.4 power dissipation and efficiency hypotheses: voltage and current in the load are sinusoidal (v out and i out ). supply voltage is a pure dc source (v cc ). regarding the load we have: and and therefore, the average current delivered by the supply voltage is: the power delivered by the supply voltage is: figure 65: frequency response gain versus c in & c feed 10 100 1000 10000 -25 -20 -15 -10 -5 0 5 10 rin = rfeed = 22k ? tamb = 25 c cfeed = 2.2nf cfeed = 680pf cfeed = 330pf cin = 470nf cin = 82nf cin = 22nf gain (db) frequency (hz) v out = v peak sin t (v) i out = v out r l ------------- - (a) p out = v peak 2 2r l ------------------------ - (w) i cc avg = 2 v peak r l ------------------ - (a) p supply v cc i cc avg ? = w ()
application information ts4984 21/29 then, the power dissipated by each amplifier is: and the maximum value is obtained when: and its value is: note: this maximum value is only depending on power supply voltage and load values. the efficiency , , is the ratio between the output power and the power supply: the maximum theoretical value is reached when v peak = v cc , so that: the ts4984 has two independent power amplifiers, and each amplifier produces heat due to its power dissipation. therefore, the maximum die temperature is the sum of the each amplifier?s maximum power dissipation. it is calculated as follows: p diss l = power dissipation due to the left channel power amplifier. p diss r = power dissipation due to the right channel power amplifier. to t a l p diss =p diss l +p diss r (w) in most cases, p diss l = p diss r , giving: or, stated differently: p diss p supply p out ? = w () p diss 22v cc r l ----------------------- - p out p out ? ? = w () ? p diss ? p out --------------------- = 0 p dissmax 2 v cc 2 2 r l ------------- = w () = p out p supply -------------------- - = v peak 4v cc ------------------------- 4 ---- - = 78.5% total p diss 2p dissl (w) = total p diss 42v cc r l ----------------------- -p out 2p out ? = w ()
ts4984 application information 22/29 4.5 decoupling the circuit two capacitors are needed to correctly bypass the ts4984. a power supply bypass capacitor c s and a bias voltage bypass capacitor c b . c s has particular influence on the thd+n in the high frequency region (above 7 khz) and an indirect influence on power supply disturbances. with a value for c s of 1 f, you can expect similar thd+n performances to those shown in the datasheet. for example: in the high frequency region, if c s is lower than 1 f, it increases thd+n and disturbances on the power supply rail are less filtered. on the other hand, if c s is higher than 1 f, those disturbances on the power supply rail are more filtered. c b has an influence on thd+n at lower frequencies, but its function is critical to the final result of psrr (with input grounded and in the lower frequency region), in the following manner: if c b is lower than 1f, thd+n increases at lower frequencies and psrr worsens. if c b is higher than 1f, the benefit on thd+n at lower frequencies is small, but the benefit to psrr is substantial. note that c in has a non-negligible effect on psrr at lower frequencies. the lower the value of c in , the higher the psrr. 4.6 wake-up time, t wu when the standby is released to put the device on, the bypass capacitor c b will not be charged immediately. as c b is directly linked to the bias of the amplifier, the bias will not work properly until the c b voltage is correct. the time to reach this voltage is called wake-up time or t wu and specified in electrical characteristics table with c b =1f. if c b has a value other than 1 f, please refer to the graph in figure 66 to establish the wake-up time value. due to process tolerances, the maximum value of wake-up time could be establish by the graph in figure 67 . note: bypass capacitor c b as also a tolerance of typically +/-20%. to calculate the wake-up time with this tolerance, refer to the previous graph (considering for example for c b = 1 f in the range of 0.8 f 1f 1.2 f). figure 66: typical wake-up time vs. c b figure 67: maximum wake-up time vs. c b 1234 0 100 200 300 400 500 600 4.7 0.1 tamb=25 c vcc=2.6v vcc=3.3v vcc=5v startup time (ms) bypass capacitor cb ( f) 1234 0 100 200 300 400 500 600 tamb=25 c 4.7 0.1 vcc=5v vcc=3.3v vcc=2.6v max. startup time (ms) bypass capacitor cb ( f)
application information ts4984 23/29 4.7 shutdown time when the standby command is set, the time required to put the two output stages in high impedance and the internal circuitry in shutdown mode is a few microseconds. note: in shutdown mode, bypass pin and vin- pin are short-circuited to ground by internal switches. this allows for the quick discharge of the c b and c in capacitors. 4.8 pop performance pop performance is intimately linked with the size of the input capacitor c in and the bias voltage bypass capacitor c b . the size of c in is dependent on the lower cut-off frequency and psrr values requested. the size of c b is dependent on thd+n and psrr values requested at lower frequencies. moreover, c b determines the speed with which the amplifier turns on. in order to reach near zero pop and click, the equivalent input constant time is: t in =(rin+2k ? )xc in (s) with r in 5k ? must not reach the in maximum value as indicated in the graph below in figure 68 . by following previous rules, the ts4984 can reach near zero pop and click even with high gains such as 20 db. example calculation with r in =22k ? and a 20 hz, -3 db low cut-off frequency, c in = 361 nf. so, c in =390 nf with standard value which gives a lower cut-off frequency equal to 18.5 hz. in this case, ( r in +2k ? )x c in =9.36ms. when referring to the previous graph, if c b =1 f and vcc = 5 v, we read 20 ms max. this value is twice as high as our current value, thus we can state that pop and click will be reduced to its lowest value. minimizing both c in and the gain benefits both the pop phenomena, and the cost and size of the application. figure 68: in max. versus bypass capacitor 1234 0 40 80 120 160 vcc=5v vcc=3.3v vcc=2.6v tamb=25 c in max. (ms) bypass capacitor cb ( f)
ts4984 application information 24/29 4.9 application example: differential-input btl power stereo amplifier the schematic in figure 69 shows how to design the ts4984 to work in differential-input mode. for this discussion, only the left-channel amplifier will be referred to. let: r 1r =r 2l =r 1 , r 2r =r 2l =r 2 c inr = c inl =c in the gain of the amplifier is: in order to reach the optimal performance of the differential function, r 1 and r 2 should be matched at 1% maximum. figure 69: differential input amplifier configuration gvdif = 2 r 2 r 1 ------- r1l cinl r2l vcc + cs + cb neg. inpu t left 8 ohms left sp eaker 8 ohms right speaker r1r cinr r2r neg. inpu t righ t standby control r1l cinl pos. input left r1r cinr pos. input right r2l r2r bias standby vcc1 gnd1 bypassl gnd2 vcc2 vo-l vo+l vo-r vo+r in-l in+l in+r in-r + - + - + - av = -1 + - av = -1 bypassr ts49 84
application information ts4984 25/29 the value of the input capacitor c in can be calculated with the following formula, using the -3db lower frequency required (where f l is the lower frequency required): note: this formula is true only if: is 5 times lower than f l . the following bill of materials is provided as an example of a differential amplifier with a gain of 2 and a -3 db lower cut-off frequency of about 80 hz. table 7: example of a bill of material designator part type r 1l = r 1r 20k ? / 1% r 2l = r 2r 20k ? / 1% c inr = c inl 100nf c b =c s 1f u1 ts4984 ) f ( f r 2 1 c l 1 in ) hz ( c ) r r ( 2 1 f b 2 1 cb + =
ts4984 application information 26/29 4.10 demoboard a demoboard for the ts4984 is available. for more information about this demoboard, please refer to application note an2049 , which can be found on www.st.com. figure 70 shows the schematic of the demoboard. figure 71 , figure 72 and figure 73 show the component locations, top layer and bottom layer respectively. figure 70: demoboard schematic 1 2 12 14 5 16 15 bias 3 av = -1 bypass l standby vcc1 + - + - av = -1 gnd1 + - + - 10 9 8 7 11 bypass r gnd2 vcc2 6 13 vo-l vo+l vo-r vo+r in-l in+l in+r in-r u1 * vcc cn1 + c7 1u c9 10 0n f vcc gn d 1 2 3 cn8 vcc cn4 cn7 r2 r3 c2 c3 cn2 cn3 neg. inp ut l gn d pos. input l gn d ju mper j 1 r6 r5 c5 c4 cn6 cn5 neg. inp ut r gn d pos. input r gn d c1 r1 c6 r8 r4 r7 + c8 1u neg. outp ut l pos. output l neg. outp ut r pos. output r
application information ts4984 27/29 figure 73: bottom layer figure 71: components location figure 72: top layer
ts4984 package mechanical data 28/29 5 package mechanical data 5.1 dimensions of qfn16 package 5.2 footprint recommended data * the exposed pad is connected to ground. * * the exposed pad is connected to ground. * dimensions ref mm min. typ. max. a a1 a3 b d d2 e e2 e k l r 0.9 1.0 0.8 0.02 0.05 0.20 0.25 0.30 0.18 4.0 2.6 2.1 4.0 2.6 2.1 0.50 0.2 0.40 0.50 0.30 0.11 3.85 3.85 4.15 4.15 dimensions ref mm min. typ. max. a a1 a3 b d d2 e e2 e k l r 0.9 1.0 0.8 0.02 0.05 0.20 0.25 0.30 0.18 4.0 2.6 2.1 4.0 2.6 2.1 0.50 0.2 0.40 0.50 0.30 dimensions ref mm min. typ. max. dimensions ref mm min. typ. max. a a1 a3 b d d2 e e2 e k l r 0.9 1.0 0.8 0.02 0.05 0.20 0.25 0.30 0.18 4.0 2.6 2.1 4.0 2.6 2.1 0.50 0.2 0.40 0.50 0.30 0.11 3.85 3.85 4.15 4.15 footprint data mm a b c d e f g0.22 5.0 5.0 0.5 0.35 0.45 2.70 footprint data mm a b c d e f g0.22 5.0 5.0 0.5 0.35 0.45 2.70 c b a e d f g c b a e d f g
29/29 ts4984 revision history information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publicati on are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics prod ucts are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectro nics. the st logo is a registered trademark of stmicroelectronics all other names are the property of their respective owners ? 2004 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com 6 revision history date revision description of changes 01 jan 2005 1 first release information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publicati on are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics prod ucts are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectro nics. the st logo is a registered trademark of stmicroelectronics all other names are the property of their respective owners ? 2005 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of TS4984IQT

	To Download TS4984IQT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .