View ADUM3441_6858758.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

quad channel, high speed digital isolators adum3440/ADUM3441/adum3442 rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2007 analog devices, inc. all rights reserved. features low power operation 5 v operation 1.7 ma per channel maximum @ 0 mbps to 2 mbps 68 ma per channel maximum @ 150 mbps 3.3 v operation 1.0 ma per channel maximum @ 0 mbps to 2 mbps 33 ma per channel maximum @ 150 mbps bidirectional communication 3.3 v/5 v level translation high temperature operation: 105c high data rate: dc to 150 mbps (nrz) precise timing characteristics 5 ns maximum pulse width distortion 5 ns maximum channel-to-channel matching high common-mode transient immunity: >25 kv/s output enable function 16-lead soic wide body package safety and regulatory approvals ul recognition: 2500 v rms for 1 minute per ul 1577 csa component acceptance notice #5a vde certificate of conformity din v vde v 0884-10 (vde v 0884-10): 2006-12 v iorm = 560 v peak applications high speed multichannel isolation spi interface/data converter isolation instrumentation functional block diagrams encode decode encode decode encode decode encode decode v dd1 gnd 1 v ia v ib v ic v id nc gnd 1 v dd2 gnd 2 v oa v ob v oc v od v e2 gnd 2 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 06837-001 adum3440 figure 1. adum3440 functional block diagram decode encode encode decode encode decode encode decode v dd1 gnd 1 v ia v ib v ic v od v e1 gnd 1 v dd2 gnd 2 v oa v ob v oc v id v e2 gnd 2 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 06837-002 ADUM3441 figure 2. ADUM3441 functional block diagram decode encode decode encode encode decode encode decode v dd1 gnd 1 v ia v ib v oc v od v e1 gnd 1 v dd2 gnd 2 v oa v ob v ic v id v e2 gnd 2 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 06837-003 adum3442 figure 3. adum3442 functional block diagram general description the adum344x 1 are four channel digital isolators based on the analog devices, inc. i coupler? technology supporting data rates up to 150 mbps. combining high speed cmos and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices. by avoiding the use of leds and photodiodes, i coupler devices remove the design difficulties commonly associated with optocouplers. the typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple i coupler digital interfaces and stable performance characteristics. the need for external drivers and other discrete components is eliminated with these i coupler products. furthermore, i coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates. the adum344x isolators provide four independent isolation channels in a variety of channel configurations (see the ordering guide ). the adum344x operates with the supply voltage on either side ranging from 3.0 v to 5.5 v, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. in addition, the adum344x provides low pulse width distortion and tight channel-to-channel matching. unlike other opto- coupler alternatives, the adum344x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down condition. 1 protected by u.s. patents 5,952,849, 6,873,065, 6, 903,578, and 7,075,329, and other patents pending.
adum3440/ADUM3441/adum3442 rev. 0 | page 2 of 24 table of contents features .............................................................................................. 1 applications....................................................................................... 1 general description ......................................................................... 1 functional block diagrams............................................................. 1 revision history ............................................................................... 2 specifications..................................................................................... 3 electrical characteristics5 v operation................................ 3 electrical characteristics3.3 v operation ............................ 5 electrical characteristicsmixed 5 v/3.3 v or 3.3 v/5 v operation....................................................................................... 7 package characteristics ............................................................. 10 regulatory information............................................................. 10 insulation and safety-related specifications.......................... 10 din v vde v 0884-10 (vde v 0884-10) insulation characteristics ............................................................................ 11 recommended operating conditions .................................... 11 absolute maximum ratings ......................................................... 12 esd caution................................................................................ 12 pin configurations and function descriptions ......................... 13 typical performance characteristics ........................................... 16 application information................................................................ 18 pc board layout ........................................................................ 18 propagation delay-related parameters................................... 18 system-level esd considerations and enhancements ........ 18 dc correctness and magnetic field immunity........................... 18 power consumption .................................................................. 19 insulation lifetime ..................................................................... 20 outline dimensions ....................................................................... 21 ordering guide .......................................................................... 21 revision history 11/07rev. 0: initial version
adum3440/ADUM3441/adum3442 rev. 0 | page 3 of 24 specifications electrical characteristics5 v operation all voltages are relative to their respective ground. 4.5 v v dd1 5.5 v, 4.5 v v dd2 5.5 v. all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. all typical specifications are at t a = 25c, v dd1 = v dd2 = 5 v. table 1. parameter symbol min typ max unit test conditions dc specifications input supply current per channel, quiescent i ddi (q) 0.75 1.3 ma output supply current per channel, quiescent i ddo (q) 0.5 1.2 ma adum3440, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 3 3.9 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 2 3 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 120 220 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 47 55 ma 75 mhz logic signal frequency ADUM3441, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 2.8 3.6 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 2.3 2.9 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 101 165 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 65 80 ma 75 mhz logic signal frequency adum3442, total supply current, four channels 1 dc to 2 mbps v dd1 or v dd2 supply current i dd1 (q) , i dd2 (q) 2.5 3.5 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 or v dd2 supply current i dd1 (150) , i dd2 (150) 83 130 ma 75 mhz logic signal frequency for all models input currents i ia , i ib , i ic , i id , i e1 , i e2 ?10 +0.01 +10 a 0 v ia , v ib , v ic , v id v dd1 or v dd2 , 0 v e1 , v e2 v dd1 or v dd2 logic high input threshold v ih , v eh 2.0 v logic low input threshold v il , v el 0.8 v (v dd1 or v dd2 ) ? 0.1 5.0 v i ox = ?20 a, v ix = v ixh logic high output voltages v oah , v obh , v och , v odh (v dd1 or v dd2 ) ? 0.4 4.8 v i ox = ?4 ma, v ix = v ixh 0.0 0.1 v i ox = 20 a, v ix = v ixl 0.04 0.1 v i ox = 400 a, v ix = v ixl logic low output voltages v oal , v obl , v ocl , v odl 0.2 0.4 v i ox = 4 ma, v ix = v ixl switching specifications minimum pulse width 2 pw 6.67 ns c l = 15 pf, cmos signal levels maximum data rate 3 150 mbps c l = 15 pf, cmos signal levels propagation delay 4 t phl , t plh 32 ns c l = 15 pf, cmos signal levels pulse width distortion, |t plh ? t phl | 6 pwd 1 5 ns c l = 15 pf, cmos signal levels change vs. temperature 3 ps/c c l = 15 pf, cmos signal levels propagation delay skew 5 t psk 12 ns c l = 15 pf, cmos signal levels channel-to-channel matching, codirectional channels 6 t pskcd 5 ns c l = 15 pf, cmos signal levels channel-to-channel matching, opposing directional channels 6 t pskod 5 ns c l = 15 pf, cmos signal levels
adum3440/ADUM3441/adum3442 rev. 0 | page 4 of 24 parameter symbol min typ max unit test conditions for all models output disable propagation delay (high/low to high impedance) t phz , t plh 6 8 ns c l = 15 pf, cmos signal levels output enable propagation delay (high impedance to high/low) t pzh , t pzl 6 8 ns c l = 15 pf, cmos signal levels output rise/fall time (10% to 90%) t r /t f 2.5 ns c l = 15 pf, cmos signal levels common-mode transient immunity at logic high output 7 |cm h | 25 35 kv/s v ix = v dd1 or v dd2 , v cm = 1000 v, transient magnitude = 800 v common-mode transient immunity at logic low output 7 |cm l | 25 35 kv/s v ix = 0 v, v cm = 1000 v, transient magnitude = 800 v refresh rate f r 1.2 mbps input dynamic supply current per channel 8 i ddi (d) 0.196 ma/mbps output dynamic supply current per channel 8 i ddo (d) 0.1 ma/mbps 1 the supply current values for all four cha nnels are combined when running at identica l data rates. output supply current value s are specified with no output load present. the supply current associat ed with an individual channel op erating at a given data rate may be calculated as described in the power consumption section. see figure 8 through figure 10 for information on per-channel supply current as a functi on of data rate for unloaded and loaded conditions. see figure 11 through figure 15 for total v dd1 and v dd2 supply currents as a function of data rate for adum3440/adum3 441/adum3442 channel configurations. 2 the minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed. 3 the maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed. 4 t phl propagation delay is measured from the 50% level of the falling edge of the v ix signal to the 50% level of the falling edge of the v ox signal. t plh propagation delay is measured from the 50% level of the rising edge of the v ix signal to the 50% level of the rising edge of the v ox signal. 5 t psk is the magnitude of the worst-case difference in t phl or t plh that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 6 codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channe ls with inputs on the same side of the isolation barrier. opposi ng-directional channe l-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 7 cm h is the maximum common-mode voltage slew rate that can be sustained while maintaining v o > 0.8 v ddo . cm l is the maximum common-mod e voltage slew rate that can be sustained while maintaining v o < 0.8 v. the common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. the transient magnitude is the range over which the common mode is slewed. 8 dynamic supply current is the incremental amou nt of supply current required for a 1 mbps increase in signal data rate. see fig ure 8 through figure 10 for information on per-channel supply current for unloaded and loaded conditions. see the power consumption section for guidance on calculating the per-channel supply current for a given data rate.
adum3440/ADUM3441/adum3442 rev. 0 | page 5 of 24 electrical characteristics3.3 v operation all voltages are relative to their respective ground .3.0 v v dd1 3.6 v, 3.0 v v dd2 3.6 v. all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. all typical specifications are at t a = 25c, v dd1 = v dd2 = 3.3 v. table 2. parameter symbol min typ max unit test conditions dc specifications input supply current per channel, quiescent i ddi (q) 0.43 0.90 ma output supply current per channel, quiescent i ddo (q) 0.3 0.60 ma adum3440, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 1.7 2.4 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 1.2 1.7 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 63 110 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 17 25 ma 75 mhz logic signal frequency ADUM3441, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 1.6 2.2 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 1.3 1.9 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 52 80 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 29 40 ma 75 mhz logic signal frequency adum3442, total supply current, four channels 1 dc to 2 mbps v dd1 or v dd2 supply current i dd1 (q) , i dd2 (q) 1.5 2.0 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 or v dd2 supply current i dd1 (150) , i dd2 (150) 40 66 ma 75 mhz logic signal frequency for all models input currents i ia , i ib , i ic, i id , i e1 , i e2 ?10 +0.01 +10 a 0 v ia , v ib , v ic , v id v dd1 or v dd2 , 0 v e1 ,v e2 v dd1 or v dd2 logic high input threshold v ih , v eh 1.6 v logic low input threshold v il , v el 0.4 v (v dd1 or v dd2 ) ? 0.1 3.0 v i ox = ?20 a, v ix = v ixh logic high output voltages v oah , v obh , v och , v odh (v dd1 or v dd2 ) ? 0.4 2.8 v i ox = ?4 ma, v ix = v ixh 0.0 0.1 v i ox = 20 a, v ix = v ixl 0.04 0.1 v i ox = 400 a, v ix = v ixl logic low output voltages v oal , v obl , v ocl , v odl 0.2 0.4 v i ox = 4 ma, v ix = v ixl switching specifications minimum pulse width 2 pw 6.67 ns c l = 15 pf, cmos signal levels maximum data rate 3 150 mbps c l = 15 pf, cmos signal levels propagation delay 4 t phl , t plh 36 ns c l = 15 pf, cmos signal levels pulse width distortion, |t plh ? t phl | 4 pwd 1 5 ns c l = 15 pf, cmos signal levels change vs. temperature 3 ps/c c l = 15 pf, cmos signal levels propagation delay skew 5 t psk 16 ns c l = 15 pf, cmos signal levels channel-to-channel matching, codirectional channels 6 t pskcd 5 ns c l = 15 pf, cmos signal levels channel-to-channel matching, opposing directional channels 6 t pskod 5 ns c l = 15 pf, cmos signal levels
adum3440/ADUM3441/adum3442 rev. 0 | page 6 of 24 parameter symbol min typ max unit test conditions for all models output disable propagation delay (high/low to high impedance) t phz , t plh 6 8 ns c l = 15 pf, cmos signal levels output enable propagation delay (high impedance to high/low) t pzh , t pzl 6 8 ns c l = 15 pf, cmos signal levels output rise/fall time (10% to 90%) t r /t f 3 ns c l = 15 pf, cmos signal levels common-mode transient immunity at logic high output 7 |cm h | 25 35 kv/s v ix = v dd1 or v dd2 , v cm = 1000 v, transient magnitude = 800 v common-mode transient immunity at logic low output 7 |cm l | 25 35 kv/s v ix = 0 v, v cm = 1000 v, transient magnitude = 800 v refresh rate f r 1.1 mbps input dynamic supply current per channel 8 i ddi (d) 0.076 ma/mbps output dynamic supply current per channel 8 i ddo (d) 0.028 ma/mbps 1 the supply current values for all four cha nnels are combined when running at identica l data rates. output supply current value s are specified with no output load present. the supply current associat ed with an individual channel op erating at a given data rate may be calculated as described in the power consumption section. see figure 8 through figure 10 for information on per-channel supply current as a functi on of data rate for unloaded and loaded conditions. see figure 11 through figure 15 for total v dd1 and v dd2 supply currents as a function of data rate for adum3440/adum3 441/adum3442 channel configurations. 2 the minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed. 3 the maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed. 4 t phl propagation delay is measured from the 50% level of the falling edge of the v ix signal to the 50% level of the falling edge of the v ox signal. t plh propagation delay is measured from the 50% level of the rising edge of the v ix signal to the 50% level of the rising edge of the v ox signal. 5 t psk is the magnitude of the worst-case difference in t phl or t plh that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 6 codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channe ls with inputs on the same side of the isolation barrier. opposing di rectional channel-to-channel match ing is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 7 cm h is the maximum common-mode voltage slew rate that can be sustained while maintaining v o > 0.8 v ddo . cm l is the maximum common-mod e voltage slew rate that can be sustained while maintaining v o < 0.8 v. the common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. the transient magnitude is the range over which the common mode is slewed. 8 dynamic supply current is the incremental amou nt of supply current required for a 1 mbps increase in signal data rate. see fig ure 8 through figure 10 for information on per-channel supply current for unloaded and loaded conditions. see the power consumption section for guidance on calculating the per-channel supply current for a given data rate.
adum3440/ADUM3441/adum3442 rev. 0 | page 7 of 24 electrical characteristicsmixed 5 v/3.3 v or 3.3 v/5 v operation all voltages are relative to their respective ground. 5 v/3.3 v operation: 4.5 v v dd1 5.5 v, 3.0 v v dd2 3.6 v; 3 v/5 v operation: 3.0 v v dd1 3.6 v, 4.5 v v dd2 5.5 v. all minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. all typical specifications are at t a = 25c; v dd1 = 3.3 v, v dd2 = 5 v or v dd1 = 5 v, v dd2 = 3.3 v. table 3. parameter symbol min typ max unit test conditions dc specifications input supply current per channel, quiescent i ddi (q) 5 v/3.3 v operation 0.75 1.3 ma 3.3 v/5 v operation 0.43 0.9 ma output supply current per channel, quiescent i ddo (q) 5 v/3.3 v operation 0.3 0.7 ma 3.3 v/5 v operation 0.5 1.2 ma adum3440, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 5 v/3.3 v operation 3 3.9 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 1.7 2.4 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 5 v/3.3 v operation 1.2 1.7 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 2 3 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 5 v/3.3 v operation 120 220 ma 75 mhz logic signal frequency 3.3 v/5 v operation 63 110 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 5 v/3.3 v operation 17 25 ma 75 mhz logic signal frequency 3.3 v/5 v operation 47 55 ma 75 mhz logic signal frequency ADUM3441, total supply current, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 5 v/3.3 v operation 2.8 3.6 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 1.6 2.2 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 5 v/3.3 v operation 1.3 1.9 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 2.3 2.9 ma dc to 1 mhz logic signal frequency 150 mbps v dd1 supply current i dd1 (150) 5 v/3.3 v operation 101 165 ma 75 mhz logic signal frequency 3.3 v/5 v operation 52 80 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 5 v/3.3 v operation 29 40 ma 75 mhz logic signal frequency 3.3 v/5 v operation 65 80 ma 75 mhz logic signal frequency adum3442, total supply cu rrent, four channels 1 dc to 2 mbps v dd1 supply current i dd1 (q) 5 v/3.3 v operation 2.5 3.5 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 1.5 2.0 ma dc to 1 mhz logic signal frequency v dd2 supply current i dd2 (q) 5 v/3.3 v operation 1.5 2.0 ma dc to 1 mhz logic signal frequency 3.3 v/5 v operation 2.5 3.5 ma dc to 1 mhz logic signal frequency
adum3440/ADUM3441/adum3442 rev. 0 | page 8 of 24 parameter symbol min typ max unit test conditions 150 mbps v dd1 supply current i dd1 (150) 5 v/3.3 v operation 83 130 ma 75 mhz logic signal frequency 3.3 v/5 v operation 40 66 ma 75 mhz logic signal frequency v dd2 supply current i dd2 (150) 5 v/3.3 v operation 40 66 ma 75 mhz logic signal frequency 3.3 v/5 v operation 83 130 ma 75 mhz logic signal frequency for all models input currents i ia , i ib , i ic , i id , i e1 , i e2 ?10 +0.01 +10 a 0 v ia ,v ib , v ic ,v id v dd1 or v dd2 , 0 v e1 ,v e2 v dd1 or v dd2 logic high input threshold v ih , v eh 5 v/3.3 v operation 2.0 v 3.3 v/5 v operation 1.6 v logic low input threshold v il , v el 5 v/3.3 v operation 0.8 v 3.3 v/5 v operation 0.4 v (v dd1 or v dd2 ) ? 0.1 (v dd1 or v dd2 ) v i ox = ?20 a, v ix = v ixh logic high output voltages v oah , v obh , v och , v odh (v dd1 or v dd2 ) ? 0.4 (v dd1 or v dd2 ) ? 0.2 v i ox = ?4 ma, v ix = v ixh 0.0 0.1 v i ox = 20 a, v ix = v ixl 0.04 0.1 v i ox = 400 a, v ix = v ixl logic low output voltages v oal, v obl, v ocl , v odl 0.2 0.4 v i ox = 4 ma, v ix = v ixl switching specifications minimum pulse width 2 pw 6.67 ns maximum data rate 3 150 mbps c l = 15 pf, cmos signal levels c l = 15 pf, cmos signal levels propagation delay 4 t phl , t plh 35 ns c l = 15 pf, cmos signal levels pulse width distortion, |t plh ? t phl | 4 pwd 1 5 ns c l = 15 pf, cmos signal levels change vs. temperature 3 ps/c c l = 15 pf, cmos signal levels propagation delay skew 5 t psk 15 ns c l = 15 pf, cmos signal levels channel-to-channel matching, codirectional channels 6 t pskcd 5 ns c l = 15 pf, cmos signal levels channel-to-channel matching, opposing directional channels 6 t pskod 5 ns c l = 15 pf, cmos signal levels for all models output disable propagation delay (high/low to high impedance) t phz , t plh 6 8 ns c l = 15 pf, cmos signal levels output enable propagation delay (high impedance to high/low) t pzh , t pzl 6 8 ns c l = 15 pf, cmos signal levels output rise/fall time (10% to 90%) t r /t f c l = 15 pf, cmos signal levels 5 v/3 v operation 3.0 ns 3 v/5 v operation 2.5 ns common-mode transient immunity at logic high output 7 |cm h | 25 35 kv/s v ix = v dd1 or v dd2 , v cm = 1000 v, transient magnitude = 800 v common-mode transient immunity at logic low output 7 |cm l | 25 35 kv/s v ix = 0 v, v cm = 1000 v, transient magnitude = 800 v refresh rate f r 5 v/3.3 v operation 1.2 mbps 3.3 v/5 v operation 1.1 mbps input dynamic supply current per channel 8 i ddi (d) 5 v/3.3 v operation 0.196 ma/mbps 3.3 v/5 v operation 0.076 ma/mbps output dynamic supply current per channel 8 i ddi (d) 5 v/3.3 v operation 0.028 ma/mbps 3.3 v/5 v operation 0.01 ma/mbps
adum3440/ADUM3441/adum3442 rev. 0 | page 9 of 24 1 the supply current values for all four cha nnels are combined when running at identica l data rates. output supply current value s are specified with no output load present. the supply current associat ed with an individual channel op erating at a given data rate may be calculated as described in the power consumption section. see figure 8 through figure 10 for information on per-channel supply current as a functi on of data rate for unloaded and loaded conditions. see figure 11 through figure 15 for total v dd1 and v dd2 supply currents as a function of data rate for adum3440/adum3 441/adum3442 channel configurations. 2 the minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed. 3 the maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed. 4 t phl propagation delay is measured from the 50% level of the falling edge of the v ix signal to the 50% level of the falling edge of the v ox signal. t plh propagation delay is measured from the 50% level of the rising edge of the v ix signal to the 50% level of the rising edge of the v ox signal. 5 t psk is the magnitude of the worst-case difference in t phl or t plh that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. 6 codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channe ls with inputs on the same side of the isolation barrier. opposing di rectional channel-to-channel match ing is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier. 7 cm h is the maximum common-mode voltage slew rate that can be sustained while maintaining v o > 0.8 v ddo . cm l is the maximum common-mod e voltage slew rate that can be sustained while maintaining v o < 0.8 v. the common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. the transient magnitude is the range over which the common mode is slewed. 8 dynamic supply current is the incremental amou nt of supply current required for a 1 mbps increase in signal data rate. see fig ure 8 through figure 10 for information on per-channel supply current for unloaded and loaded conditions. see the power consumption section for guidance on calculating the per-channel supply current for a given data rate.
adum3440/ADUM3441/adum3442 rev. 0 | page 10 of 24 package characteristics table 4. parameter symbol min typ max unit test conditions resistance (input to output) 1 r i-o 10 12 capacitance (input to output) 1 c i-o 2.2 pf f = 1 mhz input capacitance 2 c i 4.0 pf ic junction-to-case thermal resistance, side 1 jci 33 c/w ic junction-to-case thermal resistance, side 2 jco 28 c/w thermocouple located at center of package underside 1 the device is considered a 2-terminal device; pin 1 through pin 8 are shorted together and pin 9 through pin 16 are shorted to gether. 2 input capacitance is from any input data pin to ground. regulatory information the adum344x is approved by the organizations listed in tabl e 5 . refer to table 10 and the insulation lifetime section for details regarding recommended maximum working voltages for spec ific cross isolation wavefo rms and insulation levels. table 5. ul csa vde recognized under 1577 component recognition program 1 approved under csa component acceptance notice #5a certified according to din v vde v 0884-10 (vde v 0884-10): 2006-12 2 single protection, 2500 v rms isolation voltage basic insulation per csa 60950-1-03 and iec 60950-1, 800 v rms (1131 v peak) maximum working voltage reinforced insulation, 560 v peak reinforced insulation per csa 60950-1-03 and iec 60950-1, 400 v rms (566 v peak) maximum working voltage file e214100 file 205078 file 2471900-4880-0001 1 in accordance with ul 1577, each adum344x is proof tested by a pplying an insulation test voltage 3000 v rms for 1 sec (curren t leakage detection limit = 5 a). 2 in accordance with din v vde v 0884-10, each adum344x is pr oof tested by applying an insulati on test voltage 1050 v peak for 1 sec (partial discharge detection limit = 5 pc). an asterisk (*) marking brande d on the component designates din v vde v 0884-10 approval. insulation and safety-related specifications table 6. parameter symbol value unit conditions rated dielectric insulation voltage 2500 v rms 1 minute duration minimum external air gap (clearance) l(i01) 7.7 min mm measured from input termin als to output terminals, shortest distance through air minimum external tracking (creepage) l(i02) 8.1 min mm measured from input termin als to output terminals, shortest distance path along body minimum internal gap (internal clearance) 0.017 min mm insulation distance through insulation tracking resistance (comparative tracking index) cti >175 v din iec 112/vde 0303 part 1 isolation group iiia material group (din vde 0110, 1/89, table 1)
adum3440/ADUM3441/adum3442 rev. 0 | page 11 of 24 din v vde v 0884-10 (vde v 0884-10) insulation characteristics these isolators are suitable for reinforced electrical isolation only within the safety limit data. maintenance of the safety d ata is ensured by protective circuits. the asterisk (*) marking on packages denotes din v vde v 0884-10 approval. table 7. description conditions symbol characteristic unit installation classification per din vde 0110 for rated mains voltage 150 v rms i to iv for rated mains voltage 300 v rms i to iii for rated mains voltage 400 v rms i to ii climatic classification 40/105/21 pollution degree per din vde 0110, table 1 2 maximum working insulation voltage v iorm 560 v peak input-to-output test voltage, method b1 v iorm 1.875 = v pr , 100% production test, t m = 1 sec, partial discharge < 5 pc v pr 1050 v peak input-to-output test voltage, method a v iorm 1.6 = v pr , t m = 60 sec, partial discharge < 5 pc v pr after environmental tests subgroup 1 896 v peak after input and/or safety test subgroup 2 and subgroup 3 v iorm 1.2 = v pr , t m = 60 sec, partial discharge < 5 pc 672 v peak highest allowable overvoltage transient overvoltage, t tr = 10 seconds v tr 4000 v peak safety-limiting values maximum value allowed in the event of a failure (see figure 4 ) case temperature t s 150 c side 1 current i s1 265 ma side 2 current i s2 335 ma insulation resistance at t s v io = 500 v r s >10 9 case temperature (c) safety-limiting current (ma) 0 0 350 300 250 200 150 100 50 50 100 150 200 side #1 side #2 06837-004 figure 4. thermal derating curve, dependence of safety-limiting values with case temperature per din v vde v 0884-10 recommended operat ing conditions table 8. parameter symbol min max unit operating temperature t a ?40 +105 c supply voltages 1 v dd1 , v dd 2 3.0 5.5 v input signal rise and fall times 1.0 ms 1 all voltages are relative to their respective ground. see the dc correctness and magnetic field immunity section fo r information on immu nity to external magnetic fields.
adum3440/ADUM3441/adum3442 rev. 0 | page 12 of 24 absolute maximum ratings ambient temperature = 25c, unless otherwise noted. table 9. parameter rating storage temperature range (t st ) ?65c to +150c ambient operating temperature range (t a ) ?40c to +105c supply voltages (v dd1 , v dd2 ) 1 ?0.5 v to +7.0 v input voltage (v ia , v ib , v ic , v id , v e1 ,v e2 ) 1 , 2 ?0.5 v to v dd1 + 0.5 v output voltage (v oa , v ob ,v oc , v od ) 1 , 2 ?0.5 v to v ddo + 0.5 v average output current per pin 3 side 1 (i o1 ) ?18 ma to +18 ma side 2 (i o2 ) ?22 ma to + 22 ma common-mode transients (cm h , cm l ) 4 ?100 kv/s to +100 kv/s 1 all voltages are relative to their respective ground. 2 v ddi and v ddo refer to the supply voltages on the input and output sides of a given channel, respectively. see the pc board layout section. 3 see figure 4 for maximum rated current values for various temperatures. 4 refers to common-mode transients across the insulation barrier. common- mode transients exceeding the absolu te maximum ratings can cause latch- up or permanent damage. stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. esd caution table 10. maximum continuous working voltage 1 parameter max unit constraint ac voltage, bipolar waveform 565 v peak 50-year minimum lifetime ac voltage, unipolar waveform basic insulation 1131 v peak maximum approved working voltage per iec 60950-1 reinforced insulation 560 v peak maximum approved working voltage per iec 60950-1 and vde v 0884-10 dc voltage basic insulation 1131 v peak maximum approved working voltage per iec 60950-1 reinforced insulation 560 v peak maximum approved working voltage per iec 60950-1 and vde v 0884-10 1 refers to continuous voltage magnitude imposed across the isol ation barrier. see the insulation lifetime section for more deta ils. table 11. truth table (positive logic) v ix input 1 v ex input 2 v ddi state 1 v ddo state 1 v ox output 1 notes h h or nc powered powered h l h or nc powered powered l x l powered powered z x h or nc unpowered powered h outputs retur n to the input state within 1 s of v ddi power restoration. x l unpowered powered z x x powered unpowered indeterminate outputs return to the input state within 1 s of v ddo power restoration if v ex state is h or nc. outputs return to high impedance state within 8 ns of v ddo power restoration if v ex state is l. 1 v ix and v ox refer to the input and output signals of a given channel (a, b, c, or d). v ex refers to the output enable signal on the same side as the v ox outputs. v ddi and v ddo refer to the supply voltages on the input and output sides of the given channel, respectively. 2 in noisy environments, connecting v ex to an external logic hi gh or low is recommended.
adum3440/ADUM3441/adum3442 rev. 0 | page 13 of 24 pin configurations and function descriptions v dd1 1 gnd 1 * 2 v ia 3 v ib 4 v dd2 16 gnd 2 * 15 v oa 14 v ob 13 v ic 5 v oc 12 v id 6 v od 11 nc 7 v e2 10 gnd 1 * 8 gnd 2 * 9 nc = no connect adum3440 top view (not to scale) *pin 2 and pin 8 are internally connected and connecting both to gnd 1 is recommended. pin 9 and pin 15 are internally connected and connecting both to gnd 2 is recommended. 06837-005 figure 5. adum3440 pin configuration table 12. adum3440 pin function descriptions pin no. mnemonic function 1 v dd1 supply voltage for isolator side 1, 3.0 v to 5.5 v. 2, 8 gnd 1 ground 1. ground reference for isolator side 1. 3 v ia logic input a. 4 v ib logic input b. 5 v ic logic input c. 6 v id logic input d. 7 nc no connect. 9, 15 gnd 2 ground 2. ground reference for isolator side 2. 10 v e2 output enable 2. active high logic input. v oa , v ob , v oc , and v od outputs are enabled when v e2 is high or disconnected. v oa , v ob , v oc , and v od outputs are disabled when v e2 is low. in noisy environments, connecting v e2 to an external logic high or low is recommended. 11 v od logic output d. 12 v oc logic output c. 13 v ob logic output b. 14 v oa logic output a. 16 v dd2 supply voltage for isolator side 2, 3.0 v to 5.5 v.
adum3440/ADUM3441/adum3442 rev. 0 | page 14 of 24 v dd1 1 gnd 1 * 2 v ia 3 v ib 4 v dd2 16 gnd 2 * 15 v oa 14 v ob 13 v ic 5 v oc 12 v od 6 v id 11 v e1 7 v e2 10 gnd 1 * 8 gnd 2 * 9 ADUM3441 top view (not to scale) *pin 2 and pin 8 are internally connected and connecting both to gnd 1 is recommended. pin 9 and pin 15 are internally connected and connecting both to gnd 2 is recommended. 06837-006 figure 6. ADUM3441 pin configuration table 13. ADUM3441 pin function descriptions pin no. mnemonic function 1 v dd1 supply voltage for isolator side 1, 3.0 v to 5.5 v. 2, 8 gnd 1 ground 1. ground reference for isolator side 1. 3 v ia logic input a. 4 v ib logic input b. 5 v ic logic input c. 6 v od logic output d. 7 v e1 output enable 1. active high logic input. v od output is enabled when v e1 is high or disconnected. v od is disabled when v e1 is low. in noisy environments, connecting v e1 to an external logic high or low is recommended. 9, 15 gnd 2 ground 2. ground reference for isolator side 2. 10 v e2 output enable 2. active high logic input. v oa , v ob , and v oc outputs are enabled when v e2 is high or disconnected. v oa , v ob , and v oc outputs are disabled when v e2 is low. in noisy environments, connecting v e2 to an external logic high or low is recommended. 11 v id logic input d. 12 v oc logic output c. 13 v ob logic output b. 14 v oa logic output a. 16 v dd2 supply voltage for isolator side 1, 3.0 v to 5.5 v.
adum3440/ADUM3441/adum3442 rev. 0 | page 15 of 24 v dd1 1 gnd 1 * 2 v ia 3 v ib 4 v dd2 16 gnd 2 * 15 v oa 14 v ob 13 v oc 5 v ic 12 v od 6 v id 11 v e1 7 v e2 10 gnd 1 * 8 gnd 2 * 9 adum3442 top view (not to scale) * pin 2 and pin 8 are internally connected and connecting both to gnd 1 is recommended. pin 9 and pin 15 are internally connected and connecting both to gnd 2 is recommended. 06837-007 figure 7. adum3442 pin configuration table 14. adum3442 pin function descriptions pin no. mnemonic function 1 v dd1 supply voltage for isolator side 1, 3.0 v to 5.5 v. 2, 8 gnd 1 ground 1. ground reference for isolator side 1. 3 v ia logic input a. 4 v ib logic input b. 5 v oc logic output c. 6 v od logic output d. 7 v e1 output enable 1. active high logic input. v oc and v od outputs are enabled when v e1 is high or disconnected. v oc and v od outputs are disabled when v e1 is low. in noisy environments, connecting v e1 to an external logic high or low is recommended. 9, 15 gnd 2 ground 2. ground reference for isolator side 2. 10 v e2 output enable 2. active high logic input. v oa and v ob outputs are enabled when v e2 is high or disconnected. v oa and v ob outputs are disabled when v e2 is low. in noisy environments, connecting v e2 to an external logic high or low is recommended. 11 v id logic input d. 12 v ic logic input c. 13 v ob logic output b. 14 v oa logic output a. 16 v dd2 supply voltage for isolator side 2, 3.0 v to 5.5 v.
adum3440/ADUM3441/adum3442 rev. 0 | page 16 of 24 typical performance characteristics data rate (mbps) 0 0 35 50 100 150 5v 3.3v 15 20 25 30 10 5 0 6837-008 current/channe l (ma) figure 8. typical input supply cu rrent per channel vs. data rate for 5 v and 3.3 v operation data rate (mbps) current/channel (ma) 0 50 100 150 5v 3.3v 06837-009 0 2 4 6 8 10 12 14 figure 9. typical output supply current per channel vs. data rate for 5 v and 3.3 v operation (no output load) data rate (mbps) current/channel (ma) 0 0 50 100 150 5v 3.3v 0 6837-010 0 2 4 6 8 10 12 14 16 18 20 figure 10. typical output supply current per channel vs. data rate for 5 v and 3.3 v operation (15 pf output load) data rate (mbps) current (ma) 0 0 140 50 100 150 5v 3.3v 60 80 100 120 40 20 0 6837-011 figure 11. typical adum3440 v dd1 supply current vs. data rate for 5 v and 3.3 v operation data rate (mbps) current (ma) 0 50 100 150 5v 3.3v 06837-012 0 5 10 15 20 25 30 35 40 45 50 figure 12. typical adum3440 v dd2 supply current vs. data rate for 5 v and 3.3 v operation data rate (mbps) current (ma) 0 0 120 50 100 150 5v 3.3v 0 6837-013 20 40 60 80 100 figure 13. typical ADUM3441 v dd1 supply current vs. data rate for 5 v and 3.3 v operation
adum3440/ADUM3441/adum3442 rev. 0 | page 17 of 24 data rate (mbps) current (ma) 0 0 70 50 100 150 5v 3.3v 40 50 60 30 20 10 0 6837-014 figure 14. typical ADUM3441 v dd2 supply current vs. data rate for 5 v and 3.3 v operation data rate (mbps) current (ma) 0 0 90 50 100 150 5v 3.3v 70 80 60 40 50 30 20 10 0 6837-015 figure 15. typical adum3442 v dd1 or v dd2 supply current vs. data rate for 5 v and 3.3 v operation
adum3440/ADUM3441/adum3442 rev. 0 | page 18 of 24 application information pc board layout the adum344x digital isolator requires no external interface circuitry for the logic interfaces. power supply bypassing is strongly recommended at the input and output supply pins ( figure 16 ). bypass capacitors are most conveniently connected between pin 1 and pin 2 for v dd1 and between pin 15 and pin 16 for v dd2 . the capacitor value should be between 0.01 f and 0.1 f. the total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. bypassing between pin 1 and pin 8 and between pin 9 and pin 16 should be considered unless the ground pair on each package side is connected close to the package. v dd1 gnd 1 v ia v ib v ic/oc v id/od v e1 gnd 1 v dd2 gnd 2 v oa v ob v oc/ic v od/id v e2 gnd 2 0 6837-017 figure 16. recommended printed circuit board layout in applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. failure to ensure this could cause voltage differentials between pins exceeding the devices absolute maximum ratings, thereby leading to latch-up or permanent damage. propagation delay-related parameters propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. the propagation delay to a logic low output may differ from the propagation delay to a logic high. input ( v ix ) output (v ox ) t plh t phl 50% 50% 06837-018 figure 17. propagation delay parameters pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signals timing is preserved. channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single adum344x component. propagation delay skew refers to the maximum amount the propagation delay differs between multiple adum344x components operating under the same conditions. system-level esd considerations and enhancements system-level esd reliability (for example, per iec 61000-4-x) is highly dependent on system design, which varies widely by application. the adum344x incorporate many enhancements to make esd reliability less dependent on system design. the enhancements include: ? esd protection cells added to all input/output interfaces. ? key metal trace resistances reduced using wider geometry and paralleling of lines with vias. ? the scr effect inherent in cmos devices minimized by use of guarding and isolation technique between pmos and nmos devices. ? areas of high electric field concentration eliminated using 45 corners on metal traces. ? supply pin overvoltage prevented with larger esd clamps between each supply pin and its respective ground. while the adum344x improve system-level esd reliability, they are no substitute for a robust system-level design. see the an-793 application note, esd/latch-up considerations with icoupler isolation products for detailed recommendations on board layout and system-level design. dc correctness and magnetic field immunity positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. the decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. in the absence of logic transitions at the input for more than ~1 s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. if the decoder receives no internal pulses of more than about 5 s, the input side is assumed unpowered or nonfunctional, in which case the isolator output is forced to a default state (see the absolute maximum ratings section) by the watchdog timer circuit. the limitation on the magnetic field immunity of the adum344x is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. the following analysis defines the conditions under which this can occur. the 3 v operating condition of the adum344x is examined because it represents the most susceptible mode of operation. the pulses at the transformer output have an amplitude greater than 1.0 v. the decoder has a sensing threshold at about 0.5 v, thus establishing a 0.5 v margin in which induced voltages can be tolerated.
adum3440/ADUM3441/adum3442 rev. 0 | page 19 of 24 the voltage induced across the receiving coil is given by v = ( ?d /dt ) r n 2 ; n = 1, 2, , n where: is magnetic flux density (gauss). n is the number of turns in the receiving coil. r n is the radius of the n th turn in the receiving coil (cm). given the geometry of the receiving coil in the adum344x and an imposed requirement that the induced voltage be at most 50% of the 0.5 v margin at the decoder, a maximum allowable magnetic field is calculated as shown in figure 18 . magnetic field frequency (hz) 100 maximum allowable magnetic flux density (kgauss) 0.001 1m 10 0.01 1k 10k 10m 0.1 1 100m 100k 06837-019 figure 18. maximum allowable external magnetic flux density for example, at a magnetic field frequency of 1 mhz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 v at the receiving coil. this is about 50% of the sensing threshold and does not cause a faulty output transition. similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 v to 0.75 vstill well above the 0.5 v sensing threshold of the decoder. the preceding magnetic flux density values correspond to specific current magnitudes at given distances from the adum344x transformers. figure 19 expresses these allowable current magnitudes as a function of frequency for selected distances. as shown, the adum344x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. for the 1 mhz example noted, one would have to place a 0.5 ka current 5 mm away from the adum344x to affect the components operation. magnetic field frequency (hz) maximum allowable current (ka) 1000 100 10 1 0.1 0.01 1k 10k 100m 100k 1m 10m distance = 5mm distance = 1m distance = 100mm 06837-020 figure 19. maximum allowable current for various current-to-adum344x spacings note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. care should be taken in the layout of such traces to avoid this possibility. power consumption the supply current at a given channel of the adum344x isolator is a function of the supply voltage, the channels data rate, and the channels output load. for each input channel, the supply current is given by i ddi = i ddi ( q ) f 0.5 f r i ddi = i ddi (d) (2 f ? f r ) + i ddi ( q ) f > 0.5 f r for each output channel, the supply current is given by i ddo = i ddo ( q ) f 0.5 f r i ddo = ( i ddo ( d ) + (0.5 10 ?3 ) c l v ddo ) (2 f ? f r ) + i ddo ( q ) f > 0.5 f r where: i ddi (d) , i ddo (d) are the input and output dynamic supply currents per channel (ma/mbps). c l is the output load capacitance (pf). v ddo is the output supply voltage (v). f is the input logic signal frequency (mhz); it is half of the input data rate expressed in units of mbps. f r is the input stage refresh rate (mbps). i ddi (q) , i ddo (q) are the specified input and output quiescent supply currents (ma). to calculate the total v dd1 and v dd2 supply current, the supply currents for each input and output channel corresponding to v dd1 and v dd2 are calculated and totaled. figure 8 and figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. figure 10 provides per- channel supply current as a function of data rate for a 15 pf output condition. figure 11 through figure 15 provide total v dd1 and v dd2 supply current as a function of data rate for adum3440/ADUM3441/adum3442 channel configurations.
adum3440/ADUM3441/adum3442 rev. 0 | page 20 of 24 insulation lifetime all insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. the rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. in addition to the testing performed by the regulatory agencies, analog devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the adum344x. analog devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. acceleration factors for several operating conditions are determined. these factors allow calculation of the time to failure at the actual working voltage. the values shown in figure 20 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum csa/vde approved working voltages. in many cases, the approved working voltage is higher than the 50-year service life voltage. operation at these high working voltages can lead to shortened insulation life in some cases. the insulation lifetime of the adum344x depends on the voltage waveform type imposed across the isolation barrier. the i coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. figure 20 , figure 21 , and figure 22 illustrate these different isolation voltage waveforms. bipolar ac voltage is the most stringent environment. the goal of a 50-year operating lifetime under the ac bipolar condition determines the maximum working voltage recommended by analog devices. in the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. the working voltages listed in table 10 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage cases. any cross insulation voltage waveform that does not conform to figure 21 or figure 22 should be treated as a bipolar ac waveform and its peak voltage should be limited to the 50-year lifetime voltage value listed in table 10 . note that the voltage presented in figure 21 is shown as sinusoidal for illustration purposes only. it is meant to represent any voltage waveform varying between 0 v and some limiting value. the limiting value can be positive or negative, but the voltage cannot cross 0 v. 0v rated peak voltage 06837-021 figure 20. bipolar ac waveform 0v rated peak voltage 06837-022 figure 21. unipolar ac waveform 0v rated peak voltage 06837-023 figure 22. dc waveform
adum3440/ADUM3441/adum3442 rev. 0 | page 21 of 24 outline dimensions controlling dimensions are in millimeters; inch dimensions (in parentheses) are rounded-off millimeter equivalents for reference only and are not appropriate for use in design. compliant to jedec standards ms-013- aa 032707-b 10.50 (0.4134) 10.10 (0.3976) 0.30 (0.0118) 0.10 (0.0039) 2.65 (0.1043) 2.35 (0.0925) 10.65 (0.4193) 10.00 (0.3937) 7.60 (0.2992) 7.40 (0.2913) 0 . 7 5 ( 0 . 0 2 9 5 ) 0 . 2 5 ( 0 . 0 0 9 8 ) 45 1.27 (0.0500) 0.40 (0.0157) c oplanarity 0.10 0.33 (0.0130) 0.20 (0.0079) 0.51 (0.0201) 0.31 (0.0122) seating plane 8 0 16 9 8 1 1.27 (0.0500) bsc figure 23. 16-lead standard small outline package [soic_w] wide body (rw-16) dimension shown in millimeters and (inches) ordering guide model number of inputs, v dd1 side number of inputs, v dd2 side maximum data rate (mbps) maximum propagation delay, 5 v (ns) maximum pulse width distortion (ns) temperature range package description package option adum3440crwz 1 2 4 0 90 32 2 ?40c to +105c 16-lead soic-w rw-16 ADUM3441crwz 2,3 3 1 90 32 2 ?40c to +105c 16-lead soic-w rw-16 adum3442crwz 2,3 2 2 90 32 2 ?40c to +105c 16-lead soic-w rw-16 1 tape and reel are available. the addition of an -rl suffix designates a 13 (1,000 units) tape-and-reel option. 2 z = rohs compliant part.
adum3440/ADUM3441/adum3442 rev. 0 | page 22 of 24 notes
adum3440/ADUM3441/adum3442 rev. 0 | page 23 of 24 notes
adum3440/ADUM3441/adum3442 rev. 0 | page 24 of 24 notes ?2007 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d06837-0-11/07(0)

▲Up To Search▲

Price & Availability of ADUM3441

	To Download ADUM3441 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .