|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
this is information on a product in full production. august 2012 doc id 022833 rev 4 1/27 27 SPBT2632C2A bluetooth? technology class-2 module datasheet ? production data features bluetooth? radio ? fully embedded bluetooth? v3.0 with profiles ? class 2 module ? complete rf ready module ? 128-bit encryption security ? integrated antenna ? multipoint capability st micro cortex-m3 microprocessor up to 72 mhz memory ? 256 kb flash memory ? 48 kb ram memory data rate ? 1.5 mbps maximum data rate serial interface ? uart up to 2.0 mbps ? spi interface general i/o ? 7 general purpose i/os ? 1 lpo input user interface ? at2 command set (abserial) ? firmware upgrade over uart fcc and bluetooth? qualified epl (end product listing) fulfilled single voltage supply: 2.5 v typical micro-sized form factor: 11.6 x 13.5 x 2.9 mm operating temperature range: -40 c to 85 c. www.st.com
contents SPBT2632C2A 2/27 doc id 022833 rev 4 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 rohs compliance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3 applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 software architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.1 lower layer stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.2 upper layer stack: amp'ed up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.3 at command set: abserial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.4 bluetooth firmware implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5 hardware specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 5.1 recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 5.2 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 5.3 high speed cpu mode current consumption . . . . . . . . . . . . . . . . . . . . . . 11 5.4 standard cpu mode current consumption . . . . . . . . . . . . . . . . . . . . . . . . 11 5.5 i/o operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.6 selected rf characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.7 pin assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.8 pin placement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.9 layout drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 6 hardware block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7 hardware design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.1 module reflow installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7.2 gpio interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 7.3 uart interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 7.4 pcb layout guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 7.5 reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.5.1 external reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.5.2 internal reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 SPBT2632C2A contents doc id 022833 rev 4 3/27 7.6 external lpo input circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.7 apple ios cp reference design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 8 regulatory compliance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 9 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 10 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 list of tables SPBT2632C2A 4/27 doc id 022833 rev 4 list of tables table 1. recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 2. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 3. high speed cpu mode current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 4. standard cpu mode current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 5. i/o operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 6. selected rf characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 7. pin assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 8. soldering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 9. system configuration variables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 10. ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 11. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 SPBT2632C2A list of figures doc id 022833 rev 4 5/27 list of figures figure 1. fw architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 2. pin placement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 3. layout drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 4. SPBT2632C2A.at2 module block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 5. soldering profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 6. connection to host device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 7. typical rs232 circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 8. pcb layout guidelines. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 9. external reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 10. internal reset circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 11. external lpo circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 12. bt module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 13. co-processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 14. power switch. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 description SPBT2632C2A 6/27 doc id 022833 rev 4 1 description the SPBT2632C2A.at2 is an easy to use bluetooth module, compliant with bluetooth v3.0. the module is the smallest form factor available which provides a complete rf platform. the SPBT2632C2A.at2 enables electronic devices with wireless connectivity, not requiring any rf experience or expertise for integration into the final product. the SPBT2632C2A.at2 module, being a certified solution, optimizes the time to market of the final applications. the module is designed for maximum performance in a minimal space including fast speed uart and 7 general purpose i/o lines, several serial interface options, and up to 1.5 mbps data throughput. optimized design allows the integration of a complete working bluetooth modem, including antenna, in the minimum possible size; only an additional external lpo (low power oscillator) is required to enable low power mode capability. the SPBT2632C2A.at2 is a surface mount pcb module that provides fully embedded, ready to use bluetooth wireless technology. the reprogrammable flash memory contains embedded firmware for serial cable replacement using the bluetooth spp profile. embedded bluetooth at2 command firmware is a friendly interface, which realizes a simple control for cable replacement, enabling communication with most bluetooth enabled devices, provided that the devices support the spp profile. the SPBT2632C2A.at2 , supporting iap profile, provides communication with android, smartphone, and apple ? ios bluetooth enabled devices. an apple authentication ic is required to exchange data with an apple device or access an apple device application. the at2 fw includes the bluetooth spp profile capable of recognizing the apple authentication chip. customers using the apple authentication ic must register as developers to become an apple certified mfi member. license fees may apply, for additional information visit: http://developer.apple.com/programs/which-program/index.html. certified mfi developers developing electronic accessories that connect to the ipod ? , iphone ? , and ipad ? gain access to technical documentation, hardware components, technical support and certification logos. customized firmware for peripheral device interaction, power optimization, security, and other proprietary features may be supported and can be ordered pre-loaded and configured. SPBT2632C2A rohs compliance doc id 022833 rev 4 7/27 2 rohs compliance st modules are rohs compliant and comply with ecopack ? norms. 3 applications serial cable replacement m2m industrial control service diagnostic data acquisition equipment machine control sensor monitoring security system mobile health. software architecture SPBT2632C2A 8/27 doc id 022833 rev 4 4 software architecture 4.1 lower layer stack bluetooth v3.0 device power modes: active, sleep and deep sleep wake on bluetooth feature optimized power consumption of host cpu authentication and encryption encryption key length from 8 bits to 128 bits persistent flash memory for bd address and user parameter storage all acl (asynchronous connection less) packet types multipoint capability sniff mode: fully supported to maximum allowed intervals master slave switch supported during connection and post connection dedicated inquiry access code for improved inquiry scan performance dynamic packet selection channel quality driven data rate to optimize link performance dynamic power control 802.11b co-existence afh. 4.2 upper layer stack: amp'ed up spp, iap, sdap and gap protocols rfcomm, sdp, and l2cap supported multipoint with simultaneous slaves. 4.3 at command set: abserial please see command list reported in the spbt2532c2.at datasheet, appendix d, for details. the complete command list including the iap commands will be reported in the user manual um1547. SPBT2632C2A software architecture doc id 022833 rev 4 9/27 4.4 bluetooth firmware implementation figure 1. fw architecture ! - v i ! 0 hardware specifications SPBT2632C2A 10/27 doc id 022833 rev 4 5 hardware specifications general conditions (v in = 2.5 v and 25 c). 5.1 recommended operating conditions 5.2 absolute maximum ratings table 1. recommended operating conditions rating min. typical max. unit operating temperature range -40 - 85 c supply voltage v in 2.1 2.5 3.6 v signal pin voltage - 2.1 - v rf frequency 2400 - 2483.5 mhz table 2. absolute maximum ratings rating min. typical max. unit storage temperature range -55 - +105 c supply voltage, v in -0.3 - + 5.0 v i/o pin voltage, v io -0.3 - + 5.5 v rf input power - - -5 dbm SPBT2632C2A hardware specifications doc id 022833 rev 4 11/27 5.3 high speed cpu mode current consumption high speed cpu mode ? cpu 32 mhz ? uart supports up to 921 kbps ? data throughput up to 1.5 mbps ? shallow sleep enabled. 5.4 standard cpu mode current consumption standard cpu mode ?cpu 8 mhz ? uart supports up to 115 kbps ? data throughput up to 200 kbps ? shallow sleep enabled. table 3. high speed cpu mode current consumption modes (typical power consumption) avg. unit acl data 115 k baud uart at max. throughput (master) 23 ma acl data 115 k baud uart at max. throughput (slave) 27.5 ma connection, no data traffic, master 9.1 ma connection, no data traffic, slave 11.2 ma connection 375 ms sniff (external lpo required) 490 a standby, without deep sleep 8.6 ma standby, with deep sleep, no external lpo 1.7 ma standby, with deep sleep, with external lpo 70 a page/inquiry scan, with deep sleep, no external lpo 2.7 ma page/inquiry scan, with deep sleep, with external lpo 520 a bluetooth power down / cpu standby, no external lpo 25 a table 4. standard cpu mode current consumption modes (typical power consumption) avg. unit acl data 115 k baud uart at max. throughput (master) 16.7 ma acl data 115 k baud uart at max. throughput (slave) 18 ma connection, no data traffic, master 4.9 ma connection, no data traffic, slave 7.0 ma connection 375 ms sniff (external lpo required) 490 a standby, without deep sleep 4.2 ma standby, with deep sleep, no external lpo 1.7 ma hardware specifications SPBT2632C2A 12/27 doc id 022833 rev 4 5.5 i/o operating characteristics 5.6 selected rf characteristics standby, with deep sleep, with external lpo 70 a page/inquiry scan, with deep sleep, no external lpo 2.6 ma page/inquiry scan, with deep sleep, with external lpo 520 a bluetooth power-down / cpu standby, no external lpo 25 a table 4. standard cpu mode current consumption (continued) modes (typical power consumption) avg. unit table 5. i/o operating characteristics symbol parameter min. max. unit conditions v il low-level input voltage - 0.6 v v in , 2.1 v v ih high-level input voltage 1.4 - v v in , 2.1 v v ol low-level output voltage - 0.4 v v in , 2.1 v v oh high-level output voltage 1.8 - v v in , 2.1 v i ol low -level output current - 4.0 ma v ol = 0.4 v i oh high-level output current - 4.0 ma v oh = 1.8 v r pu pull-up resistor 80 120 k resistor turned on r pd pull-down resistor 80 120 k resistor turned on table 6. selected rf characteristics parameters conditions typical (1) 1. rf characteristics can be influenced by physical characte ristics of final application. unit antenna load 50 ohm radio receiver sensitivity level ber < .001 with dh5 -86 dbm maximum usable level ber < .001 with dh1 0 dbm input vswr 2.5:1 radio transmitter maximum output power 50 load 0 dbm initial carrier frequency tolerance 0 khz 20 db bandwidth for modulated carrier 935 khz SPBT2632C2A hardware specifications doc id 022833 rev 4 13/27 5.7 pin assignment table 7. pin assignment name type pin# description alt function (1) 1. please note that the usage of alt function is dependant upon the firmware that is loaded into the module, and is beyond the scope of this document. the at command interface uses the main uart by default. 5 v tolerant uart interface rxd i 13 receive data adc 3 y txd o 14 transmit data adc 2 y rts o 12 request to send (active low) adc 0 i 2 c clock/aux uart rx y cts i 11 clear to send (active low) adc 1 i 2 c data/aux uart tx y boot loader boot 0 i 9 boot 0 power and ground vin 8 v in gnd 7 gnd reset resetn i 10 reset input (active low for 5 ms) 2.5 v max. lpo lpo i 15 lpo input gpio - general purpose input/output gpio [1] i/o 1 general purpose input/output spi miso y gpio [2] i/o 2 general purpose input/output spi mosi/i2s_sd y gpio [3] i/o 3 general purpose input/output spi sclk/i2s_ck y gpio [4] i/o 4 general purpose input/output spi ss/i2s_ws y gpio [5] i/o 5 general purpose input/output y gpio [6] i/o 6 general purpose input/output dac y gpio [7] i/o 16 general purpose input/output adc 4 y hardware specifications SPBT2632C2A 14/27 doc id 022833 rev 4 5.8 pin placement figure 2. pin placement 5.9 layout drawing figure 3. layout drawing ! - v m i l l i m e t e r s 3 i z e m m x m m x m m h e i g h t t o l e r a n c e m m ! - v SPBT2632C2A hardware block diagram doc id 022833 rev 4 15/27 6 hardware block diagram figure 4. SPBT2632C2A.at2 module block diagram % d w w h u \ r u 6 x s s o \ 5 h j x o d w r u $ q w h q q d + r v w & |