View PCE84C486_3881152.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet objective speci?cation file under integrated circuits, ic14 1996 feb 21 integrated circuits PCE84C486; pce84c487 microcontrollers for digital auto-sync and vst tv controller applications
1996 feb 21 2 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 contents 1 features 1.1 general 1.2 special 2 general description 3 ordering information 4 block diagrams 5 pinning information 5.1 pinning 5.2 pin description 6 reset 6.1 external reset using the reset pin 6.2 power-on-reset 6.3 watchdog timer reset 6.4 reset trip level 6.5 reset status 7 analog (dc) control 7.1 6 and 7-bit pwm outputs 7.2 8-bit pwm outputs 7.3 14-bit pwm output (pwm8) 7.4 a typical pwm output application 8 analog-to-digital converter (adc) 8.1 conversion algorithm 8.2 a typical application for keypad detection 9i 2 c-bus interface 10 8-bit counter (t3) 11 watchdog timer (wdt) 12 output ports 12.1 mask options 13 derivative registers 14 limiting values 15 dc characteristics 16 ac characteristics 17 package outlines 18 soldering 18.1 introduction 18.2 sdip 19 definitions 20 life support applications 21 purchase of philips i 2 c components
1996 feb 21 3 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 1 features 1.1 general cmos 8-bit cpu (enhanced 8048 cpu) with 4 kbytes system rom and 128 bytes system ram one 8-bit timer/event counter (t1) and one 8-bit counter (t3) triggered by external input three single level vectored interrupt sources: external (intn), counter/timer and i 2 c-bus 2 directly testable inputs t0 and t1 on-chip oscillator clock frequency: 1 to 10 mhz on-chip power-on-reset with low power detector the PCE84C486 has eleven quasi-bidirectional i/o lines, the pce84c487 has twelve. the configuration of each i/o line individually selected by mask option idle and stop modes for reduced power consumption operating temperature: - 25 to +85 c operating voltage: 4.5 to 5.5 v packages: sdip32 for the PCE84C486; sdip42 for the pce84c487. 1.2 special master-slave i 2 c-bus interface four 6-bit pulse width modulated outputs four 7-bit pulse width modulated outputs four 8-bit pulse width modulated outputs (pce84c487 only) one 14-bit pulse width modulated output two 4-bit analog-to-digital converter (adc) channels 14 derivative i/o ports watchdog timer. 2 general description the PCE84C486 and pce84c487 are low-cost microcontrollers and have been designed for use with auto-sync monitors, handling mode detection, digital control and voltage synthesized tuning (vst). these microcontrollers have no on-chip osd function. the term pce84c48x is used throughout this data sheet to refer to both devices. differences between the PCE84C486 and the pce84c487 are highlighted throughout the document. the pce84c48x is a member of the 84cxxx cmos microcontroller family. the device uses the pce84cxx processor core and has 4 kbytes of rom and 128 bytes of ram. i/o requirements are catered for with 11 general purpose bidirectional i/o lines (the pce84c487 has 12) plus 12 function combined i/o lines (the pce84c487 has 16). nine pwm analog outputs (the pce84c487 has 13) are available for analog control purposes and also a two channel 4-bit adc. the device has an 8-bit counter (t3), for use in pulse counting applications and also an 8-bit timer/counter (t1) with programmable clock. a watchdog timer, a master-slave i 2 c-bus interface and 2 directly testable lines are also available on-chip. the block diagram of the PCE84C486 is shown in fig.1; the block diagram of the pce84c487 is shown in fig.2. 3 ordering information type number package name description version PCE84C486 sdip32 plastic shrink dual in-line package; 32 leads (400 mil) sot232-1 pce84c487 sdip42 plastic shrink dual in-line package; 42 leads (600 mil) sot270-1
1996 feb 21 4 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 4 block diagrams handbook, full pagewidth pcf84cxx core excluding rom / ram 8-bit internal bus 8-bit timer / event counter cpu parallel i / o ports 8-bit counter rom 4 kbytes 4 x 6-bit pwm 4 x 7-bit pwm 1 x 14-bit pwm 2 x 4-bit adc i c-bus interface 2 watchdog timer 4 p0 v ss p1 dp0 emu dp1 dp2 pwm0 to pwm8 v dd xtal1 (in) xtal2 (out) reset ram 128 bytes adc1 and adc2 sda scl mgc912 t1 intn / t0 t3 i / o ports 3 8 8 (1) (1) (2) (3) fig.1 PCE84C486 block diagram. (1) alternative functions of dp0 and dp1. (2) alternative functions of dp2. (3) alternative function of p1.
1996 feb 21 5 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 handbook, full pagewidth pcf84cxx core excluding rom / ram 8-bit internal bus 8-bit timer / event counter cpu parallel i / o ports 8-bit counter rom 4 kbytes 4 x 6-bit pwm 4 x 7-bit pwm 1 x 14-bit pwm 2 x 4-bit adc i c-bus interface 2 watchdog timer 4 p0 v ss p1 dp0 dp1 dp2 pwm0 to pwm8 pwm10 to pwm13 v dd emu xtal1 (in) xtal2 (out) reset 4 x 8-bit pwm ram 128 bytes adc1 and adc2 sda scl mgc913 t1 intn / t0 t3 rsto i / o ports 3 8 5 8 (1) (2) (1) (2) (3) fig.2 pce84c487 block diagram. (1) alternative functions of dp0 and dp1. (2) alternative function of dp2. (3) alternative function of p1.
1996 feb 21 6 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 5 pinning information 5.1 pinning fig.3 pin configuration - PCE84C486. handbook, halfpage PCE84C486 mgc904 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 dp20/sda p10/scl p11 dp13/pwm8 p12 t3 p14 p00 p01 p02 p03 p04 p05 p06 p07 v ss dp07/pwm7 dp12/adc2 intn/t0 t1 reset xtal2(out) xtal1(in) v dd dp00/pwm0 dp01/pwm1 dp02/pwm2 dp03/pwm3 dp04/pwm4 dp05/pwm5 dp06/pwm6 dp11/adc1 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 fig.4 pin configuration - pce84c487. handbook, halfpage pce84c487 mgc905 1 2 42 41 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 dp20/sda p10/scl p11 dp13/pwm8 p12 n.c. t3 dp24/pwm10 p14 p00 rsto p01 p02 dp25/pwm11 p03 n.c. p04 p05 p06 p07 v ss dp07/pwm7 dp12/adc2 intn/t0 t1 reset n.c. xtal2(out) xtal1(in) dp27/pwm13 v dd emu dp00/pwm0 dp01/pwm1 dp26/pwm12 dp02/pwm2 n.c. dp03/pwm3 dp04/pwm4 dp05/pwm5 dp06/pwm6 dp11/adc1
1996 feb 21 7 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 5.2 pin description table 1 sdip32 package symbol pin description dp20/sda 1 derivative port line 20 or i 2 c-bus data line. p10/scl 2 port line 10 or i 2 c-bus clock line or emulation input dxwr. p11 3 port line 11 or emulation input dxrd. dp13/pwm8 4 derivative i/o port 13 or pwm8 output. p12 5 port line 12 or emulation input dxale. t3 6 8-bit counter input (schmitt trigger). p14 7 port line 14 or emulation output dxint. p00 to p07 8 to 15 general i/o port lines. v ss 16 ground pin. dp11/adc1 17 derivative i/o port 11 or adc channel 1input. dp00/pwm0 to dp07/pwm7 24 to 18, 32 derivative i/o ports or 6 and 7-bit pwm outputs. v dd 25 power supply. xtal1 (in) 26 oscillator input pin for system clock. xtal2 (out) 27 oscillator output pin for system clock. reset 28 reset input; active low input initializes device. t1 29 direct testable pin or event counter input. intn/t0 30 external interrupt or direct testable pin. dp12/adc2 31 derivative i/o port 12 or adc channel 2 input.
1996 feb 21 8 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 table 2 sdip42 package symbol pin description dp20/sda 1 derivative port line 20 or i 2 c-bus data line. p10/scl 2 port line 10 or i 2 c-bus clock line or emulation input dxwr. p11 3 port line 11 or emulation input dxrd. dp13/pwm8 4 derivative i/o port 13 or pwm8 output. p12 5 port line 12 or emulation input dxale. n.c. 6 not connected. t3 7 8-bit counter input (schmitt trigger). dp24/pwm10 to dp27/pwm13 8, 14, 29, 34 derivative i/o ports or 8-bit pwm outputs. p14 9 port line 14 or emulation output dxint. p00 to p07 10, 12, 13, 15, 17, 18, 19, 20 general i/o port lines. rsto 11 used for emulation purposes only. this active high output is the result of the or operation carried out internally on the reset input and the watchdog timer reset line. n.c. 16 not connected. v ss 21 ground pin. dp11/adc1 22 derivative i/o port 11 or adc channel 1 input. dp04/pwm4 to dp07/pwm7 25, 24, 23, 42 derivative i/o ports or 6-bit pwm outputs. n.c. 27 not connected. dp00/pwm0 to dp03/pwm3 31, 30, 28, 26 derivative i/o ports or 7-bit pwm outputs. emu 32 emulation mode control input, normally low. v dd 33 power supply. xtal1 (in) 35 oscillator input pin for system clock. xtal2 (out) 36 oscillator output pin for system clock. n.c. 37 not connected. reset 38 reset input; active low input initializes device. t1 39 direct testable pin or event counter input. intn/t0 40 external interrupt or direct testable pin. dp12/adc2 41 derivative i/o port 12 or adc channel 2 input.
1996 feb 21 9 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 6 reset to initialize the microcontroller to a defined state a reset operation is performed. a reset can be generated in three ways: applying an external signal to the reset pin via power-on-reset circuitry by the watchdog timer. 6.1 external reset using the reset pin an active low signal from an external logic device will reset the device. the signal must be maintained long enough to allow v dd to reach its f xtal -dependent minimum operating voltage. 6.2 power-on-reset a power-on-reset can be generated using an external rc circuit. to avoid overload of the internal diode, an external diode should be added in parallel if c reset 3 2.2 m f. the rc circuit is shown in fig.5. 6.3 watchdog timer reset an overflow of the watchdog timer will cause the device to be reset. the operation of the watchdog timer is described in chapter 12. fig.5 external components for reset pin. handbook, halfpage v v pca84c8xx internal reset r c mlc259 dd ss reset reset reset ( 100 k w ) 6.4 reset trip level the reset trip voltage level for both the PCE84C486 and pce84c487 is masked to 1.3 v. 6.5 reset status derivative registers reset status; see table 8 for details program counter 00h memory bank 0 register bank 0 stack pointer 00h all interrupts disabled timer/event counter 1 stopped and cleared timer pre-scaler modulo-32 (ps = 0) timer flag cleared serial i/o interface disabled (eso = 0) and in slave receiver mode idle and stop mode cleared.
1996 feb 21 10 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 7 analog (dc) control the PCE84C486 has nine pulse width modulated outputs (pwm0 to pwm8) and the pce84c487 has thirteen pulse width modulated outputs (pwm0 to pwm8 and pwm10 to pwm13). these outputs are used for analog control purposes e.g. brightness, contrast, h-shift, v-shift, h-width, v-size, pin-cushion, trapezium, r (or g or b) gain control, sound volume etc. each pwm output generates a pulse pattern with a programmable duty cycle. the pwm outputs are specified below: pwm0 to pwm3: 4 pwm outputs with 7-bit resolution pwm4 to pwm7: 4 pwm outputs with 6-bit resolution pwm8: 1 pwm output with 14-bit resolution pwm10 to pwm13: 4 pwm outputs with 8-bit resolution. the 6 and 7-bit pwm outputs are described in section 7.1; the 8-bit pwm outputs are described in section 7.2 and the 14-bit pwm output is described in section 7.3. a typical pwm output application is described in section 7.4. 7.1 6 and 7-bit pwm outputs the block diagram for the 6 and 7-bit pwm outputs is shown in fig.6. pulse width modulated outputs pwm0 to pwm7 share the same pins as derivative port lines dp00 to dp07, respectively. selection of the pin function as either a pwm output or a derivative port line is achieved using the appropriate pwmne bit in the pwme1 register (see table 8). the polarity of the 6 and 7-bit pwm outputs is programmable and is selected by the p7lvl or the p6lvl bit in the con2 register (see table 8). the state of the p7lvl bit determines the polarity of the 7-bit pwms; the state of the p6lvl bit determines the polarity of the 6-bit pwms. the duty cycle of each pwm output is dependent upon the programmable contents of its associated data latch (pwm0 to pwm7 registers respectively). as the clock frequency of each pwm circuit is 1 3 f xtal , the pulse width of the pulse generated can be calculated as shown below. where (pwmn) is the decimal value held in the data latch. pulse width 3 pwmn () f xtal ---------------------------------- = the maximum repetition frequency (f pwm ) of the 6 and 7-bit pwm outputs is shown below. for the 6-bit pwm outputs: for the 7-bit pwm outputs: 7.2 8-bit pwm outputs the block diagram for the 8-bit pwm outputs is shown in fig.8. the 8-bit pwm outputs pwm10 to pwm13 (only available with the pce84c487) share the same pins as derivative port lines dp24 to dp27, respectively. selection of the pin function as either a pwm output or a derivative port line is achieved using the appropriate pwmne bit in the pwme2 register (see table 8). in the PCE84C486 the contents of the pwme2 register should be set so that these pwm outputs are disabled (i.e 00h). the polarity of the 8-bit pwm outputs is programmable and is selected by the p8lvl bit in the con2 register. the duty cycle of each 8-bit pwm output is dependent upon the programmable contents of its associated data latch (pwm10 to pwm13 registers respectively). as the clock frequency of each pwm circuit is f xtal , the pulse width of the pulse generated can be calculated as shown below. where (pwmn) is the decimal value held in the data latch. the maximum repetition frequency (f pwm ) of the 8-bit pwm outputs is shown below. an 8-bit pwm output is driven high when the value held in its data latch is 00h. this is different to the 6 and 7-bit pwm outputs which are driven low when their data latches contain 00h. f pwm f xtal 192 --------- - = f pwm f xtal 384 --------- - = pulse width pwmn () f xtal ------------------------ = f pwm f xtal 256 --------- - =
1996 feb 21 11 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.6 block diagram for 6 and 7-bit pwms. handbook, full pagewidth mlc069 dp0x data i/o dp0x/pwmx 6 or 7-bit pwm data latch p6lvl/p7lvl internal data bus pwmne 6 or 7-bit dac pwm controller q q f xtal 3 fig.7 typical non-inverted output pulse patterns for 6 or 7-bit pwm outputs. handbook, full pagewidth f 64 or 128 1 2 3 m m + 1 m + 2 64 or 128 1 00 01 m 63 or 127 decimal value pwm data latch mlc261 xtal 3
1996 feb 21 12 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.8 block diagram for 8-bit pwms. handbook, full pagewidth mgc907 dp2x data i/o dp2x/pwmx 8-bit pwm data latch p8lvl pwmne 8-bit dac pwm controller q q f osc fig.9 typical non-inverted output pulse patterns for 8-bit pwm outputs. handbook, full pagewidth f osc 256 1 2 3 m m + 1 m + 2 256 1 00 01 m 256 decimal value pwm data latch mgc908
1996 feb 21 13 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 7.3 14-bit pwm output (pwm8) the 14-bit pwm output can be used to generate the automatic frequency control (afc) signal used in vst applications. pwm8 shares the same pin as derivative port line dp13. selection of the pin function as either a pwm output or as a derivative port line is achieved using the pwm8e bit in register 22. the block diagram for the 14-bit pwm output is shown in fig.10 and comprises: two 7-bit latches: pwm8l (register 18) and pwm8h (register 19) 14-bit data latch (pwmreg) 14-bit counter coarse pulse controller fine pulse controller mixer. data is loaded into the 14-bit data latch (pwmreg) from the two 7-bit data latches (pwm8h and pwm8l) when pwm8l is written to. the contents of pwmreg determine the active time of the pwm8 output. the upper seven bits of pwmreg are used by the coarse pulse controller and determine the coarse pulse width; the lower seven bits are used by the fine pulse controller and determine in which subperiods fine pulses will be added. the outputs out1 and out2 of the coarse and fine pulse controllers are ored in the mixer to give the pwm8 output. the polarity of the pwm8 output is programmable and is selected by the p8lvl bit in register 23. as the 14-bit counter is clocked by 1 3 f xtal , the repetition times of the coarse and fine pulse controllers may be calculated as shown below. coarse controller repetition time: fine controller repetition time: figure 11 shows typical pwm8 outputs, with coarse adjustment only, for different values held in pwm8h. note that the pwm8 coarse controller output is the same as the 7-bit pwm outputs except the polarity is reversed. figure 12 shows typical pwm8 outputs, with coarse and fine adjustment, after the coarse and fine pulse controller outputs have been ored by the mixer. t sub 384 f xtal --------- - = t r 49152 f xtal ---------------- = 7.3.1 c oarse adjustment an active high pulse is generated in every subperiod; the pulse width being determined by the contents of pwm8h. the coarse output (out1) is low at the start of each subperiod and will remain low until the time has elapsed. the output will then go high and remain high until the start of the next subperiod. the coarse pulse width may be calculated as shown below. 7.3.2 f ine adjustment fine adjustment is achieved by generating an additional pulse in specific subperiods. the pulse is added at the start of the selected subperiod and has a pulse width of 3/f xtal . the contents of pwm8l determine in which subperiods a fine pulse will be added. it is the logic 0 state of the value held in pwm8l that actually selects the subperiods. when more than one bit is a logic 0 then the subperiods selected will be a combination of those subperiods specified in table 3. for example, if pwm8l = 111 1010 then this is a combination of: pwm8l = 111 1110: subperiod 64 and pwm8l = 111 1011: subperiods 16, 48, 80 and 112. pulses will be added in subperiods 16, 48, 64, 80 and 112. this example is illustrated in fig.13. when pwm8l holds 111 1111 fine adjustment is inhibited and the pwm8 output is determined only by the contents of pwm8h. table 3 additional pulse distribution pwm8l additional pulse in subperiod 111 111 0 64 111 11 0 1 32 and 96 111 1 0 11 16, 48, 80 and 112 111 0 111 8, 24, 40, 56, 72, 88, 104 and 120 11 0 1111 4, 12, 20, 28, 36, 44, 52...116 and 124 1 0 1 1111 2, 6, 10, 14, 18, 22, 26, 30...122 and 126 0 11 1111 1, 3, 5, 7, 9, 11, 13, 15, 17...125 and 127 3f xtal pwm8h 1 + () [] pulse duration 127 pwm8h C () 3 f xtal -------- =
1996 feb 21 14 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.10 14-bit pwm block diagram. handbook, full pagewidth pwm8l pwm8h pwmreg ?ov instruction data load timing pulse coarse 7-bit pwm fine pulse generator out2 out1 mixer q q p14lvl 14-bit counter q14 to 8 q7 to 1 polarity control bit pwm8 output f = f tdac xtal mgc909 7 7 7 7 load internal data bus 3
1996 feb 21 15 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.11 non-inverted pwm8 output patterns - coarse adjustment only. handbook, full pagewidth 127 0 1 2 m m + 1 m + 2 127 0 1 00 01 m 127 decimal value pwm8h data latch mlc263 f xtal 3 fig.12 non-inverted pwm8 output patterns - coarse and fine adjustment. handbook, full pagewidth f 127 0 1 2 m m + 1 m + 2 127 0 1 00 01 m 127 decimal value pwm8h data latch mlc262 xtal 3
1996 feb 21 16 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.13 fine adjustment output (out2). handbook, full pagewidth mlc755 t sub0 t sub16 t sub32 t sub48 t sub64 t sub80 t sub96 t sub112 t sub127 t r 111 1110 111 1011 111 1010 pwm8l 7.4 a typical pwm output application a typical pwm application is shown in fig.14. r1 and c1 form an integration network the time constant of which should be at least 5 times greater than the repetition period of the pwm output pattern. in order to smooth a changing pwm output a high value of c1 should be chosen. the value of c1 will normally be in the range 1 to 10 m f. the potential divider chain formed by r2 and r3 is used only when the output voltage is to be offset. the output voltages for this application are calculated using equations (1) and (2). (1) (2) the loop from the pwm pin through r1 and c1 to v ss will radiate high frequency energy pulses. in order to limit the effect of this unwanted radiation source, the loop should be kept short and a high value of r1 selected. the value of r1 will normally be in the range 3.3 to 100 k w . it is good practice to avoid sharing v ss with the return leads of other sensitive signals. v max r3 supply voltage r3 r1 r2 r1 r2 + ---------------------- + ---------------------------------------------------- = v min r1 r3 r1 r3 + --------------------- - supply voltage r2 r1 r3 r1 r3 + ---------------------- + ------------------------------------------------------------------ - = fig.14 typical pwm output circuit. handbook, halfpage mgd136 c1 r3 r1 r2 pce84c48x pwmn v ss supply voltage analog output
1996 feb 21 17 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 8 analog-to-digital converter (adc) the two-channel adc comprises a 4-bit digital-to-analog converter (dac); a comparator; an analog channel selector and control circuitry. as the digital input to the 4-bit dac is loaded by software (a subroutine in the program), it is known as a software adc. the block diagram is shown in fig.15. the adc inputs adc1 and adc2 share the same pins as derivative port lines dp11 and dp12 respectively. selection of the pin function as either an adc input or as a derivative port line is achieved using bits adce1 and adce2 in register 22. when adcen = 1, the adc function is enabled. the 4-bit dac analog output voltage (v ref ) is determined by the decimal value of the data held in bits dac0 to dac3 of register 20. v ref is calculated as shown in equation (3) and table 4 lists the v ref values assuming v dd =5v. (3) when the analog input voltage is higher than v ref , the comp bit in register 20 will be high. table 4 selection of v ref dac3 dac2 dac1 dac0 v ref (v) 0000 0.3125 0001 0.6250 0010 0.9375 0011 1.2500 0100 1.5625 0101 1.8750 0110 2.1875 0111 2.5000 1000 2.8125 1001 3.1250 1010 3.4375 1011 3.7500 1100 4.0625 1101 4.3750 1110 4.6875 1111 5.0000 v ref v dd 16 ---------- dac value 1 + () = the adc channel selector is controlled by the adcs1 and adcs0 bits in register 20. the channels are selected as shown in table 5. table 5 selection of adc channel 8.1 conversion algorithm there are many algorithms available to achieve the adc conversion. the algorithm described below and shown in fig.16 uses an iteration process. 1. enable and then select the adc channel for conversion. channel selection is achieved using bits adcs1 and adcs0 in register 20. 2. set the digital input to the dac to 1000. the digital input to the dac is selected using bits dac3 to dac0 in register 20. 3. determine the result of the compare operation. this is achieved by reading the comp bit in register 20 using the instruction mov a, d20h. if comp = 1; the analog input voltage is higher than the reference voltage (v ref ). if comp = 0; the analog input voltage is lower than the reference voltage (v ref ). 4. if comp = 1; then the analog input voltage is higher than the reference voltage (v ref ) and therefore the digital input to the dac needs to be increased. set the input to the dac to 1100. 5. if comp = 0; then the analog input voltage is lower than the reference voltage (v ref ) and therefore the digital input to the dac needs to be decreased. set the input to the dac to 0100. 6. determine the result of the compare operation by reading the comp bit in register 20. adcs1 adcs0 channel selected 0 0 not allowed 0 1 adc1 1 0 adc2 1 1 not allowed
1996 feb 21 18 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 7. for the dac = 1100 case if comp = 1; then the analog input voltage is still greater than v ref and therefore the digital input to the dac needs to be increased again. set the input to the dac to 1110. if comp = 0; then the analog input voltage is now less than v ref and therefore the digital input to the dac needs to be decreased. set the input to the dac to 1010 8. for the dac = 0100 case if comp = 1; then the analog input voltage is now greater than v ref and therefore the digital input to the dac needs to be increased. set the input to the dac to 0110. if comp = 0; then the analog input voltage is still lower than v ref and therefore the digital input to the dac needs to be decreased again. set the input to the dac to 0010. 9. the operations detailed in 6, 7 and 8 above are repeated and each time the digital input to the dac is changed accordingly; as dictated by the state of the comp bit. the complete process is shown in fig.16. each time the dac input is changed the number of values which the analog input can take is reduced by half. in this manner the actual analog value is honed into. the value of the analog input (v a ) is determined using equation (4): (4) as the conversion time of each compare operation is greater than 6 m s but less than 9 m s; a nop instruction is recommended to be used in between the instructions that change the value of v ref ; select the adc channel and read the comp bit. v a v dd 16 ---------- dac value 1 + () = fig.15 block diagram of 2 channel adc. handbook, full pagewidth 4-bit dac comparator dac3 dac2 dac1 dac0 adce1 adce2 adcs1 adcs0 mgd263 adc enable selection dac value selection enable selector adc channel selector dp12/adc2 dp11/adc1 v ref en derivative port selector en1 en2 ?ov a, d20 instruction to read comp bit comp bit internal bus channel selection + -
1996 feb 21 19 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 handbook, full pagewidth mlc073 value = 1000 comp = 1 tf value = 1100 comp = 1 tf value = 1110 comp = 1 tf value = 1111 comp = 1 value = 1101 comp = 1 tf 1111 1110 tf 1101 1100 value = 1010 comp = 1 tf value = 1011 comp = 1 value = 1001 comp = 1 tf 1010 tf 1001 1000 1011 value = 0100 comp = 1 tf value =0110 comp = 1 tf value = 0111 comp = 1 value = 0101 comp = 1 tf 0111 0110 tf 0101 0100 value = 0010 comp = 1 tf value = 0011 comp = 1 value = 0001 comp = 1 tf 0010 tf 0001 0011 0000 fig.16 example of converting algorithm for software adc.
1996 feb 21 20 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 8.2 a typical application for keypad detection the adc channels of the pce84c48x can be used in keypad applications to detect and identify the operation of individual keys. the circuit for a 14-key application is shown in fig.17. when no key is depressed the input voltage at the adc input pin will be greater than 15 16 v dd and if the dac value selected is 1110 then the comp bit will be high. when any key is depressed the input voltage at the adc input pin will change, and as each key will generate its own unique input voltage, this can be measured by the adc channel and the actual key depressed can then be identified. the input voltage generated by the operation of any key (ignoring the effect of the 100 k w resistor) can be calculated as follows: where n is the key number and can take any integer value in the range 1 to 14. the input voltage at the adc input will be influenced by the tolerance of the resistors and the length of the cable connecting the keypad to the monitor. in the worse case situation this may reduce the number of keys that can be uniquely detected and identified. v adcn n 0.5 C () 16 ------------------------ v dd = fig.17 a typical adc application for keypad detection. handbook, halfpage 5 k w key 14 adcx v dd mgc910 PCE84C486 pce84c487 key 13 key 2 key 1 2 k w 2 k w 1 m f 2 k w 1 k w 14 key matrix 100 k w v ss
1996 feb 21 21 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 9i 2 c-bus interface the pce84c48x has an on-chip i 2 c-bus interface that can be used in master or slave mode. full details of the i 2 c-bus are given in the document the i 2 c-bus and how to use it . this document may be ordered using the code 9398 393 40011. the i 2 c-bus interface lines sda and scl share the same pins as port lines dp20 and p10 respectively. selection of the pin function as either an i 2 c-bus line or a port line is achieved using the sdae and scle bits in derivative register 22. only port option 2 is available for both of these pins. 10 8-bit counter (t3) the main application for this counter is in the frequency measurement of the hsync signal. the block diagram of the 8-bit counter is shown in fig.22. a schmitt trigger is used at the input for noise rejection and also to shape the input signal into a square wave. the t3 input is sampled at a frequency of 1 3 f osc by the sample clock which synchronizes the internal t3 clock and the read operation of derivative register 24. the rising edge of the input increments the ripple counter by 1. the contents of t3 may be read using the instruction mov a, d24h. as soon as the data is read, the counter is reset to zero. a counter overflow or power-on-reset also resets the counter contents to zero. if the rising and falling edges of the input pulse are less than 30 ns then the minimum pulse width that the t3 input will recognise is 3/f osc + 100 ns. if the system clock is 10 mhz then the minimum pulse width is 400 ns. in some display modes, the active pulse width of the hsync signal can be less than 400 ns; in this situation some external application circuitry may be required. handbook, halfpage t h t l 0.9 v dd 0.1 v dd 0.1 v dd 0.9 v dd t r t r t f mgc719 t f fig.18 t3 input waveform. fig.19 block diagram of the 8-bit counter (t3). handbook, full pagewidth mgc717 t3 power-on-reset sample clock read d24h emu 8-bit counter reset q0 to q7 ck data bus synchronisation circuit t3 counter control circuit
1996 feb 21 22 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 11 watchdog timer (wdt) the purpose of the watchdog timer is to reset the microcontroller, within a reasonable period of time, if it enters an erroneous processor state. erroneous processor states can be caused by noise or rfi. the watchdog timer consists of a 23-bit counter which is clocked at a frequency of f osc . during a power-on-reset the contents of the counter are cleared. the counter contents are then incremented by 1 every oscillator clock cycle. if the maximum count is exceeded, the counter overflows and the microcontroller is reset. in order to prevent a counter overflow and its resulting reset operation, the user program must clear the contents of the watchdog timer before its maximum count is exceeded. during normal processing, the contents of the watchdog timer are cleared by writing a logic 1 to derivative register 45h (this is a dummy register). the maximum time period (t p ) which the counter may run and not cause a reset operation, is calculated as shown below. in the idle mode the oscillator is still running and the watchdog timer remains active. in the stop mode however, the oscillator is stopped and the operation of the watchdog timer is halted but its contents are retained. therefore, it may be advisable for the user to clear the contents of the watchdog timer before the stop mode is entered, in order to avoid an unexpected reset operation after the device is woken-up. the operational voltage range of the watchdog timer is 2 to 5.5 v. t p 1 f osc -------- 2 22 = fig.20 the watchdog timer. handbook, full pagewidth power-on-reset wr45h reset clk q22 on-chip reset 23-bit counter f osc mgc906
1996 feb 21 23 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 12 output ports each i/o port line may be individually configured using one of three mask options. the three i/o mask options are specified below: option 1 standard input/output with switched pull-up current source; this is shown in fig.24. option 2 input/output with open-drain output; this is shown in fig.25. option 3 push-pull output; this is shown in fig.26. the state of each output port after a power-on-reset can also be selected using the mask options. all port mask options are given in section 13.1. fig.21 standard i/o with pull-up transistor source (option 1). handbook, full pagewidth mla696 tr3 i/o port line slave d sq sq master d mq write pulse outl/orl/anl/mov data bus orl/anl/mov in/mov tr1 v ss tr2 v dd constant current source 100 m a typ.
1996 feb 21 24 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 fig.22 open-drain i/o without pull-up transistor (option 2). handbook, full pagewidth mla697 i/o port line slave d sq sq master d mq write pulse outl/orl/anl data bus orl/anl in tr1 v ss v dd fig.23 push-pull output with pull-up transistor (option 3). handbook, full pagewidth mlb998 output line slave d sq sq master d mq write pulse outl / orl / anl data bus orl / anl in tr1 v ss tr2 v dd constant current source 100 m a typ.
1996 feb 21 25 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 12.1 mask options table 6 lists the port mask options available for the PCE84C486; table 7 lists the port mask options available for the pce84c487. table 6 port options - PCE84C486 port pin option configuration reset state p00 8 1, 2 or 3 high or low p01 9 1, 2 or 3 high or low p02 10 1, 2 or 3 high or low p03 11 1, 2 or 3 high or low p04 12 1, 2 or 3 high or low p05 13 1, 2 or 3 high or low p06 14 1, 2 or 3 high or low p07 15 1, 2 or 3 high or low p10 2 1, 2 or 3 high or low p11 3 1, 2 or 3 high or low p12 5 1, 2 or 3 high or low p14 7 1, 2 or 3 high or low dp00 24 1, 2 or 3 high or low dp01 23 1, 2 or 3 high or low dp02 22 1, 2 or 3 high or low dp03 21 1, 2 or 3 high or low dp04 20 1, 2 or 3 high or low dp05 19 1, 2 or 3 high or low dp06 18 1, 2 or 3 high or low dp07 32 1, 2 or 3 high or low dp11 17 1, 2 or 3 high or low dp12 31 1, 2 or 3 high or low dp13 4 1, 2 or 3 high or low dp20 1 2 high table 7 port options - pce84c487 port pin option configuration reset state p00 10 1, 2 or 3 high or low p01 12 1, 2 or 3 high or low p02 13 1, 2 or 3 high or low p03 15 1, 2 or 3 high or low p04 17 1, 2 or 3 high or low p05 18 1, 2 or 3 high or low p06 19 1, 2 or 3 high or low p07 20 1, 2 or 3 high or low p10 2 1, 2 or 3 high or low p11 3 1, 2 or 3 high or low p12 5 1, 2 or 3 high or low p14 9 1, 2 or 3 high or low dp00 31 1, 2 or 3 high or low dp01 30 1, 2 or 3 high or low dp02 28 1, 2 or 3 high or low dp03 26 1, 2 or 3 high or low dp04 25 1, 2 or 3 high or low dp05 24 1, 2 or 3 high or low dp06 23 1, 2 or 3 high or low dp07 42 1, 2 or 3 high or low dp11 22 1, 2 or 3 high or low dp12 41 1, 2 or 3 high or low dp13 4 1, 2 or 3 high or low dp20 1 2 high dp24 8 1, 2 or 3 high or low dp25 14 1, 2 or 3 high or low dp26 29 1, 2 or 3 high or low dp27 34 1, 2 or 3 high or low
1996 feb 21 26 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 13 derivative registers the PCE84C486 has 22 derivative registers and the pce84c487 has 26 derivative registers. both devices have one dummy register associated with the watchdog timer; this resides at address 45h. the derivative port i/o registers are located at addresses 00 to 05h. when dp0tr, dp1tr and dp2tr are read the data is read directly from the pin. however, when dp0r, dp1r and dp2r are read the data is read from the port latch (see figs 24 to 26 for the port configuration). as the PCE84C486 has no 8-bit pwm outputs the pwme2 register (address 44h) is not used and its contents must be set to 00h. registers pwme2, pwm10 to pwm13 and the 4 msbs of registers dp2tr and dp2r are only available in the pce84c487. table 8 register map (see note 1) addr (hex) reg 7 6 5 4 3 2 1 0 r/w 00 dp0tr (terminal) dp07 (x) dp06 (x) dp05 (x) dp04 (x) dp03 (x) dp02 (x) dp01 (x) dp00 (x) r 01 dp1tr (terminal) - (x) - (x) - (x) - (x) dp13 (x) dp12 (x) dp11 (x) - r 02 dp2tr (terminal) dp27 (x) dp26 (x) dp25 (x) dp24 (x) - (x) - (x) - (x) dp20 (x) r 03 dp0r (latch) dp07 (1) dp06 (1) dp05 (1) dp04 (1) dp03 (1) dp02 (1) dp01 (1) dp00 (1) rw 04 dp1r (latch) - (x) - (x) - (x) - (x) dp13 (1) dp12 (1) dp11 (1) - (1) rw 05 dp2r (latch) dp27 (1) dp26 (1) dp25 (1) dp24 (1) - (x) - (x) - (x) dp20 (1) rw 10 pwm0 - (x) pwm06 (0) pwm05 (0) pwm04 (0) pwm03 (0) pwm02 (0) pwm01 (0) pwm00 (0) rw 11 pwm1 - (x) pwm16 (0) pwm15 (0) pwm14 (0) pwm13 (0) pwm12 (0) pwm11 (0) pwm10 (0) rw 12 pwm2 - (x) pwm26 (0) pwm25 (0) pwm24 (0) pwm23 (0) pwm22 (0) pwm21 (0) pwm20 (0) rw 13 pwm3 - (x) pwm36 (0) pwm35 (0) pwm34 (0) pwm33 (0) pwm32 (0) pwm31 (0) pwm30 (0) rw 14 pwm4 - (x) - (x) pwm45 (0) pwm44 (0) pwm43 (0) pwm42 (0) pwm41 (0) pwm40 (0) rw 15 pwm5 - (x) - (x) pwm55 (0) pwm54 (0) pwm53 (0) pwm52 (0) pwm51 (0) pwm50 (0) rw 16 pwm6 - (x) - (x) pwm65 (0) pwm64 (0) pwm63 (0) pwm62 (0) pwm61 (0) pwm60 (0) rw 17 pwm7 - (x) - (x) pwm75 (0) pwm74 (0) pwm73 (0) pwm72 (0) pwm71 (0) pwm70 (0) rw 18 pwm8l - (x) pwm86l (0) pwm85l (0) pwm84l (0) pwm83l (0) pwm82l (0) pwm81l (0) pwm80l (0) rw 19 pwm8h - (x) pwm86h (0) pwm85h (0) pwm84h (0) pwm83h (0) pwm82h (0) pwm81h (0) pwm80h (0) rw
1996 feb 21 27 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 notes 1. values within parethesis show the bit state after a reset operation. x denotes an undefined state. 2. this bit is read only. 3. this bit must be set to logic 0. 14 limiting values in accordance with the absolute maximum rating system (iec 34) 20 adccn - (x) adcs1 (0) adcs0 (0) dac3 (0) dac2 (0) dac1 (0) dac0 (0) comp (2) (0) rw 21 pwme1 pwm7e (0) pwm6e (0) pwm5e (0) pwm4e (0) pwm3e (0) pwm2e (0) pwm1e (0) pwm0e (0) rw 22 con1 pwm8e (0) scle (0) sdae (0) adce2 (0) adce1 (0) 0 (3) - (x) - (x) rw 23 con2 - (x) - (x) - (x) - (x) p8lvl (0) p14lvl (0) p7lvl (0) p6lvl (0) rw 24 t3con t3b7 (0) t3b6 (0) t3b5 (0) t3b4 (0) t3b3 (0) t3b2 (0) t3b1 (0) t3b0 (0) r 40 pwm10 pwm107 (0) pwm106 (0) pwm105 (0) pwm104 (0) pwm103 (0) pwm102 (0) pwm101 (0) pwm100 (0) rw 41 pwm11 pwm117 (0) pwm116 (0) pwm115 (0) pwm114 (0) pwm113 (0) pwm112 (0) pwm111( 0) pwm110 (0) rw 42 pwm12 pwm127 (0) pwm126 (0) pwm125 (0) pwm124 (0) pwm123 (0) pwm122 (0) pwm121 (0) pwm120 (0) rw 43 pwm13 pwm137 (0) pwm136 (0) pwm135 (0) pwm134 (0) pwm133 (0) pwm132 (0) pwm131 (0) pwm130 (0) rw 44 pwme2 - (x) - (x) - (x) - (x) pwm13e (0) pwm12e (0) pwm11e (0) pwm10e (0) rw symbol parameter min. max. unit v dd supply voltage - 0.3 +8.0 v v i input voltage on any pin with respect to ground (v ss ) - 0.3 v dd + 0.3 v i oh maximum source current for all port lines -- 10.0 ma i ol maximum sink current for all port lines - 30.0 ma p tot total power dissipation - 1w t amb operating ambient temperature - 25 +85 c t stg storage temperature - 55 +125 c addr (hex) reg 7 6 5 4 3 2 1 0 r/w
1996 feb 21 28 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 15 dc characteristics v dd =5v 10% ;v ss =0v;t amb = - 25 to +85 c; all voltages with respect to v ss ; unless otherwise speci?ed. symbol parameter conditions min. typ. max. unit supply v dd operating supply voltage 4.5 5.0 5.5 v i dd operating supply current f xtal = 10 mhz; v dd =5v - 510 ma f xtal = 6 mhz; v dd =5v - 3.5 7 ma stop; f xtal = 10 mhz - 36 ma stop; f xtal = 6 mhz - 1.5 4 ma i lu latch-up current for all pins 50 -- ma v por power-on-reset voltage level 0.7 1.3 1.9 v ports p0; p1; dp0; dp1 and dp2 inputs v il low level input voltage 0 - 0.3v dd v v ih high level input voltage 0.7v dd - v dd v i li input leakage current v ss < v i < v dd -- 10 m a port p0 outputs v ol low level output voltage v dd =5v; i ol =10ma -- 1.2 v i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 3.0 - 7.0 - ma dp00/pwm0 to dp07/pwm7; dp24/pwm10 to dp27/pwm13 as derivative ports i ol low level output sink current v dd =5v; v ol = 0.4 v 5.0 12.0 - ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 3.0 - 7.0 - ma dp00/pwm0 to dp07/pwm7; dp24/pwm10 to dp27/pwm13 as pwm outputs i ol low level output sink current v dd =5v; v ol = 0.4 v 0.7 1.5 - ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 0.7 - 1.5 - ma p10 to p12 and p14 outputs i ol low level output sink current v dd =5v; v ol = 0.4 v 5.0 12.0 - ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 3.0 - 7.0 - ma dp20/sda and dp21/scl outputs i ol low level output sink current v dd =5v; v ol = 0.4 v 3.0 -- ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 3.0 - 7.0 - ma
1996 feb 21 29 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 16 ac characteristics dp13/pwm8 as pwm8 output i ol low level output sink current v dd =5v; v ol = 0.4 v 1.4 3.0 - ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 1.4 - 3.0 - ma dp11/adc1 or dp12/adc2 as derivative output ports i ol low level output sink current v dd =5v; v ol = 0.4 v 5.0 12.0 - ma i oh1 high level pull-up output source current v dd =5v; v o = 0.7v dd - 40 - 100 -m a v dd =5v; v o =v ss -- 140 - 400 m a i oh2 high level push-pull output source current v dd =5v; v o =v dd - 0.4 v - 3.0 - 7.0 - ma test/emu; reset; intn/t0; t1 and t3 v il low level input voltage 0 - 0.3v dd v v ih high level input voltage 0.7v dd - v dd v i li input leakage current v ss < v i < v dd - 1.0 - +1.0 m a symbol parameter conditions min. typ. max. unit f xtal crystal oscillator frequency v dd = 5 v; t amb = - 25 to +85 c option 1: g m = 0.4 ms 1 - 6 mhz option 2: g m = 1.2 ms 4 - 10 mhz f pxe pxe resonator frequency v dd = 5 v; t amb = - 25 to +85 c option 2: g m = 1.2 ms 1 - 5 mhz c xtal1 external capacitance at xtal1 (in) pin (pxe resonator) v dd = 5 v; t amb = - 25 to +85 c - 30 100 pf c xtal2 external capacitance at xtal2 (out) pin (pxe resonator) v dd = 5 v; t amb = - 25 to +85 c - 30 100 pf t t3 minimum pulse width period at t3 input rising or falling edge of t3 pulse < 30 ns 0.4 -- m s analog-to-digital (software) converter v ai dp11/adc1 or dp12/adc2 comparator analog input voltage v ss - v dd v v ae conversion error range -- 1 2 lsb t afc conversion time (from any change in adc input i.e. channel select, voltage level or enable/disable) -- 7 m s symbol parameter conditions min. typ. max. unit
1996 feb 21 30 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 17 package outlines unit b 1 cee m h l references outline version european projection issue date iec jedec eiaj mm dimensions (mm are the original dimensions) sot232-1 92-11-17 95-02-04 b max. w m e e 1 1.3 0.8 0.53 0.40 0.32 0.23 29.4 28.5 9.1 8.7 3.2 2.8 0.18 1.778 10.16 10.7 10.2 12.2 10.5 1.6 4.7 0.51 3.8 m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 32 1 17 16 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. (1) (1) d (1) z a max. 12 a min. a max. sdip32: plastic shrink dual in-line package; 32 leads (400 mil) sot232-1
1996 feb 21 31 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 unit b 1 cee m h l references outline version european projection issue date iec jedec eiaj mm dimensions (mm are the original dimensions) sot270-1 90-02-13 95-02-04 b max. w m e e 1 1.3 0.8 0.53 0.40 0.32 0.23 38.9 38.4 14.0 13.7 3.2 2.9 0.18 1.778 15.24 15.80 15.24 17.15 15.90 1.73 5.08 0.51 4.0 m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 42 1 22 21 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. (1) (1) d (1) z a max. 12 a min. a max. sdip42: plastic shrink dual in-line package; 42 leads (600 mil) sot270-1
1996 feb 21 32 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 18 soldering 18.1 introduction there is no soldering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. however, wave soldering is not always suitable for surface mounted ics, or for printed-circuits with high population densities. in these situations reflow soldering is often used. this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our ic package databook (order code 9398 652 90011). 18.2 sdip 18.2.1 s oldering by dipping or by wave the maximum permissible temperature of the solder is 260 c; solder at this temperature must not be in contact with the joint for more than 5 seconds. the total contact time of successive solder waves must not exceed 5 seconds. the device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (t stg max ). if the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. 18.2.2 r epairing soldered joints apply a low voltage soldering iron (less than 24 v) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. if the temperature of the soldering iron bit is less than 300 c it may remain in contact for up to 10 seconds. if the bit temperature is between 300 and 400 c, contact may be up to 5 seconds.
1996 feb 21 33 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 19 definitions 20 life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. 21 purchase of philips i 2 c components data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation. purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.
1996 feb 21 34 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 notes
1996 feb 21 35 philips semiconductors objective speci?cation microcontrollers for digital auto-sync and vst tv controller applications PCE84C486; pce84c487 notes
philips semiconductors C a worldwide company argentina: ierod, av. juramento 1992 - 14.b, (1428) buenos aires, tel. (541)786 7633, fax. (541)786 9367 australia: 34 waterloo road, north ryde, nsw 2113, tel. (02)805 4455, fax. (02)805 4466 austria: triester str. 64, a-1101 wien, p.o. box 213, tel. (01)60 101-1236, fax. (01)60 101-1211 belgium: postbus 90050, 5600 pb eindhoven, the netherlands, tel. (31)40-2783749, fax. (31)40-2788399 brazil: rua do rocio 220 - 5 th floor, suite 51, cep: 04552-903-s?o paulo-sp, brazil, p.o. box 7383 (01064-970), tel. (011)821-2333, fax. (011)829-1849 canada: philips semiconductors/components: tel. (800) 234-7381, fax. (708) 296-8556 chile: av. santa maria 0760, santiago, tel. (02)773 816, fax. (02)777 6730 china/hong kong: 501 hong kong industrial technology centre, 72 tat chee avenue, kowloon tong, hong kong, tel. (852)2319 7888, fax. (852)2319 7700 colombia: iprelenso ltda, carrera 21 no. 56-17, 77621 bogota, tel. (571)249 7624/(571)217 4609, fax. (571)217 4549 denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. (45)32 88 26 36, fax. (45)31 57 19 49 finland: sinikalliontie 3, fin-02630 espoo, tel. (358)0-615 800, fax. (358)0-61580 920 france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. (01)4099 6161, fax. (01)4099 6427 germany: p.o. box 10 51 40, 20035 hamburg, tel. (040)23 53 60, fax. (040)23 53 63 00 greece: no. 15, 25th march street, gr 17778 tavros, tel. (01)4894 339/4894 911, fax. (01)4814 240 india: philips india ltd, shivsagar estate, a block, dr. annie besant rd. worli, bombay 400 018 tel. (022)4938 541, fax. (022)4938 722 indonesia: philips house, jalan h.r. rasuna said kav. 3-4, p.o. box 4252, jakarta 12950, tel. (021)5201 122, fax. (021)5205 189 ireland: newstead, clonskeagh, dublin 14, tel. (01)7640 000, fax. (01)7640 200 italy: philips semiconductors s.r.l., piazza iv novembre 3, 20124 milano, tel. (0039)2 6752 2531, fax. (0039)2 6752 2557 japan: philips bldg 13-37, kohnan 2 -chome, minato-ku, tokyo 108, tel. (03)3740 5130, fax. (03)3740 5077 korea: philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. (02)709-1412, fax. (02)709-1415 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. (03)750 5214, fax. (03)757 4880 mexico: 5900 gateway east, suite 200, el paso, tx 79905, tel. 9-5(800)234-7381, fax. (708)296-8556 netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb, tel. (040)2783749, fax. (040)2788399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. (09)849-4160, fax. (09)849-7811 norway: box 1, manglerud 0612, oslo, tel. (022)74 8000, fax. (022)74 8341 pakistan: philips electrical industries of pakistan ltd., exchange bldg. st-2/a, block 9, kda scheme 5, clifton, karachi 75600, tel. (021)587 4641-49, fax. (021)577035/5874546 philippines: philips semiconductors philippines inc., 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. (63) 2 816 6380, fax. (63) 2 817 3474 portugal: philips portuguesa, s.a., rua dr. antnio loureiro borges 5, arquiparque - miraflores, apartado 300, 2795 linda-a-velha, tel. (01)4163160/4163333, fax. (01)4163174/4163366 singapore: lorong 1, toa payoh, singapore 1231, tel. (65)350 2000, fax. (65)251 6500 south africa: s.a. philips pty ltd., 195-215 main road martindale, 2092 johannesburg, p.o. box 7430, johannesburg 2000, tel. (011)470-5911, fax. (011)470-5494 spain: balmes 22, 08007 barcelona, tel. (03)301 6312, fax. (03)301 42 43 sweden: kottbygatan 7, akalla. s-164 85 stockholm, tel. (0)8-632 2000, fax. (0)8-632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. (01)488 2211, fax. (01)481 77 30 taiwan: philips taiwan ltd., 23-30f, 66, chung hsiao west road, sec. 1. taipeh, taiwan roc, p.o. box 22978, taipei 100, tel. (886) 2 382 4443, fax. (886) 2 382 4444 thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, thailand, tel. (66) 2 745-4090, fax. (66) 2 398-0793 turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. (0 212)279 27 70, fax. (0212)282 67 07 ukraine: philips ukraine, 2a akademika koroleva str., office 165, 252148 kiev, tel. 380-44-4760297, fax. 380-44-4766991 united kingdom: philips semiconductors ltd., 276 bath road, hayes, middlesex ub3 5bx, tel. (0181)730-5000, fax. (0181)754-8421 united states: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. (800)234-7381, fax. (708)296-8556 uruguay: coronel mora 433, montevideo, tel. (02)70-4044, fax. (02)92 0601 internet: http://www.semiconductors.philips.com/ps/ for all other countries apply to: philips semiconductors, international marketing and sales, building be-p, p.o. box 218, 5600 md eindhoven, the netherlands, telex 35000 phtcnl, fax. +31-40-2724825 scds47 ? philips electronics n.v. 1996 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. printed in the netherlands 457021/1100/01/pp36 date of release: 1996 feb 21 document order number: 9397 750 00676

▲Up To Search▲

Price & Availability of PCE84C486

	To Download PCE84C486 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .