june 1998 f dc655a n single n-channel, logic level, powertrench tm mosfet general description features absolute maximum ratings t a = 25c unless otherwise note symbol parameter f dc655a n units v dss drain-source voltage 30 v v gss gate-source voltage - continuous 20 v i d drain current - continuous (note 1a) 6.3 a - pulsed 20 p d maximum power dissipation (note 1a) 1.6 w (note 1b) 0.8 t j ,t stg operating and storage temperature range -55 to 15 0 c thermal characteristics r q ja thermal resistance, junction-to-ambient (note 1a) 78 c/w r q jc thermal resistance, junction-to-case (note 1) 30 c/w fdc655a n rev.c this n-channel logic level mosfet is produced using fairchild semiconductor 's advanced powertrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance . these devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required. 6.3 a, 3 0 v. ?r ds(on ) = 0.027 w @ v gs = 10 v r ds(on ) = 0.035 w @ v gs = 4 .5 v . fast switching . low gate charge ( typical 9 nc) . supersot tm -6 package: small footprint (72 % smaller than so-8); l ow profile (1mm thick); pin compatible with tsop- 6. soic-16 sot-23 supersot t m -8 so-8 sot-223 supersot t m -6 3 5 6 4 1 2 3 d d d s d g supersot -6 tm .55a pin 1 ? 1998 fairchild semiconductor corporation
electrical characteristics (t a = 25c unless otherwise noted) symbol parameter conditions min typ max units off characteristics bv dss drain-source breakdown voltage v gs = 0 v, i d = 250 a 30 v d bv dss / d t j breakdown voltage temp. coefficient i d = 250 a , referenced to 25 o c 23 mv / o c i dss zero gate voltage drain current v ds = 24 v , v gs = 0 v 1 a t j = 55 o c 10 a i gssf gate - body leakage, forward v gs = 20 v, v ds = 0 v 100 na i gssr gate - body leakage, reverse v gs = -20 v, v ds = 0 v -100 na on characteristics (note 2) v gs (th) gate threshold voltage v ds = v gs , i d = 250 a 1 1.6 3 v d v gs(th) / d t j gate threshold voltage temp.coefficient i d = 250 a , referenced to 25 o c -4.2 mv / o c r ds(on) static drain-source on-resistance v gs = 10 v, i d = 6.3 a 0.023 0.027 w t j = 125 o c 0.035 0.045 v gs = 4 .5 v, i d = 5.5 a 0.029 0.035 i d (on) on-state drain current v gs = 10 v, v ds = 5 v 20 a g fs forward transconductance v ds = 10 v, i d = 6.3 a 4.5 s dynamic characteristics c iss input capacitance v ds = 15 v, v gs = 0 v, 830 pf c oss output capacitance f = 1.0 mhz 185 pf c rss reverse transfer capacitance 80 pf switching ch aracteristics (note 2 ) t d(on ) turn - on delay time v dd = 15 v, i d = 1 a, 6 12 ns t r turn - on rise time v gs = 10 v, r gen = 6 w 10 18 ns t d(off) turn - off delay time 18 29 ns t f turn - off fall time 5 12 ns q g total gate charge v ds = 15 v, i d = 6.3 a, 9 13 nc q gs gate-source charge v gs = 5 v 2.8 nc q gd gate-drain charge 3.1 nc drain-source diode characteristics i s continuous source diode current 1.3 a v sd drain-source diode forward voltage v gs = 0 v, i s = 1.3 a (note 2 ) 0.73 1.2 v notes: 1 . r q ja is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the so lder mounting surface of the drain pins. r q jc is guaranteed by design while r q ca is determined by the user's board design. a. 78 o c/w when mounted on a minimum on a 1 in 2 pad of 2oz cu in fr-4 board . b . 156 o c/w when mounted on a minimum pad of 2oz cu in fr-4 board. 2. pulse test: pulse width < 300 s, duty cycle < 2.0%. fdc655a n rev.c
fdc655a n rev.b 0 1 2 3 0 5 10 15 20 25 v , drain-source voltage (v) i , drain-source current (a) v =10v gs 3.5v 4.5v 2.5v ds d 6.0v 3.0v 0 5 10 15 20 25 0.5 1 1.5 2 i , drain current (a) drain-source on-resistance v = 3.5v gs 10v 4.0v 4.5v d 7.0v r , normalized 5.0v ds(on) typical electrical characteristics figure 1. on-region characteristics . figure 2. on-resistance variation with drain current and gate voltage . figure 3. on-resistance variation with temperature . figure 5 . transfer characteristics. 0 0.2 0.4 0.6 0.8 1 1.2 1.4 0.0001 0.001 0.01 0.1 1 5 20 v , body diode forward voltage (v) i , reverse drain current (a) t = 125c a 25c -55c v = 0v gs sd s figure 6 . body diode forward voltage varia tion with source current figure 4 . on-resistance variation with gate-to -source voltage. -50 -25 0 25 50 75 100 125 150 0.6 0.8 1 1.2 1.4 1.6 t , junction temperature (c) drain-source on-resistance j v = 10 v gs i = 6.3 a d r , normalized ds(on) 2 4 6 8 10 0 0.02 0.04 0.06 0.08 0.1 v , gate to source voltage (v) gs r , on-resistance (ohm) ds(on) t = 25c a i = 3.2a d t = 125c a t = -55c a 1 2 3 4 5 0 5 10 15 20 25 v , gate to source voltage (v) i , drain current (a) gs 25c 125c v = 5v ds d
fdc655a n rev.b figure 10 . single pulse maximum power dissipation. 0.1 0.5 1 2 5 10 30 50 100 200 500 1000 2000 v , drain to source voltage (v) capacitance (pf) ds c iss f = 1 mhz v = 0v gs c oss c rss figure 8. capacitance characteristics . figure 7 . gate charge characteristics. figure 9. maximum safe operating area. typical electrical characteristics 0.05 0.1 0.2 0.5 1 2 5 10 20 30 50 0.01 0.05 0.1 0.5 1 5 20 50 v , drain-source voltage (v) i , drain current (a) ds d rds(on) limit v = 10v single pulse r =156c/w t = 25c gs a q ja dc 1s 10ms 100ms 1ms 100us 0.01 0.1 1 10 100 300 0 1 2 3 4 5 single pulse time (sec) power (w) single pulse r =156 c/w t = 25c q ja a 0.00001 0.0001 0.001 0.01 0.1 1 10 100 300 0.005 0.01 0.02 0.05 0.1 0.2 0.5 1 t , time (sec) transient thermal resistance r(t), normalized effective 1 single pulse d = 0.5 0.1 0.05 0.02 0.01 0.2 duty cycle, d = t / t 1 2 r (t) = r(t) * r r = 156 c/w t - t = p * r (t) a j p(pk) t 1 t 2 q ja q ja q ja q ja figure 11 . transient thermal response curve . thermal characterization performed using the conditions described in note 1b . transient thermal response will change depending on the circuit board design. 0 3 6 9 12 15 18 0 2 4 6 8 10 q , gate charge (nc) v , gate-source voltage (v) g gs i = 6.3a d 10v 15v v = 5v ds
|
