| |
|
 |
ICS
|
| Part No. |
ICS874003
|
| OCR Text |
...e FSEL pins.
FEATURES
* (3) Differential LVDS output pairs * (1) Differential clock input * CLK and nCLK supports the following input ty...to-cycle jitter: 15ps (typical) * 3.3V operating supply * 3 bandwidth modes allow the system designe... |
| Description |
High Performance Differential-to-LVDS Jitter Attenuator for PCI Express?
From old datasheet system
|
| File Size |
185.07K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS8522
|
| OCR Text |
DIFFERENTIAL-TO-LVHSTL FANOUT BUFFER
FEATURES
* 17 LVHSTL outputs each with the ability to drive 50 to ground * Selectable differential CLK, nCLK or LVPECL clock inputs * CLK, nCLK pair can accept the following differential input levels: ... |
| Description |
Dual, 1-to-1, LVCMOS-to-LVHSTL Translator. VOHmax = 1.2V
From old datasheet system
|
| File Size |
93.15K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8634-01
|
| OCR Text |
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY BUFFER
FEATURES
* 5 differential 3.3V LVPECL outputs * Selectable differential clock inputs * CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL * O... |
| Description |
Low Skew, 1-to-5, Differential-to- LVPECL Zero Delay Buffer
From old datasheet system
|
| File Size |
268.39K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS87366
|
| OCR Text |
DIFFERENTIAL TO 3.3V LVPECL CLOCK GENERATOR W/FORWARD ERROR CORRECTION
FEATURES
* 6 differential LVPECL outputs * 1 differential CLK/nCLK input pair * CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL,... |
| Description |
1-to-6, Differential to 3.3V LVPECL Clock Generator
From old datasheet system
|
| File Size |
83.49K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS8432-101
|
| OCR Text |
DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
FEATURES
* Dual differential 3.3V LVPECL outputs * Selectable CLK, nCLK or LVCMOS/LVTTL TEST_CLK * TEST_CLK can accept the following input levels: LVCMOS or LVTTL * CLK, nCLK pair can acce... |
| Description |
700MHz, Low Phase Noise, LVPECL Frequency Synthesizer
From old datasheet system
|
| File Size |
189.38K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
