| |
|
 |
CYPRESS[Cypress Semiconductor]
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1350G-250BGI CY7C1350G CY7C1350G-100AXC CY7C1350G-100AXI CY7C1350G-100BGC CY7C1350G-100BGI CY7C1350G-133AXC CY7C1350G-133AXI CY7C1350G-133BGC CY7C1350G-133BGI CY7C1350G-166AXC CY7C1350G-166AXI CY7C1350G-166BGC CY7C1350G-166BGI CY7C1350G-200AXC CY7C1350G-200AXI CY7C1350G-200BGC CY7C1350G-200BGI CY7C1350G-225AXC CY7C1350G-225AXI CY7C1350G-225BGC CY7C1350G-225BGI CY7C1350G-250AXC CY7C1350G-250AXI CY7C1350G-250BGC
|
| OCR Text |
...100-MHz device) * Clock Enable (CEN) pin to suspend operation * Synchronous self-timed writes * Asynchronous output enable (OE) * Lead-Free ...U T P U T R E G I S T E R S
D A T A S T E E R I N G
O U T P U T B U F F E R S
E
DQs DQPA D... |
| Description |
4-Mbit (128K x 36) Pipelined SRAM with NoBL(TM) Architecture
Mechanism, 2-inch wide, compact, Easy Load and platen detect
Mechanism, 2-inch wide, Hi-speed, compact Easy Load
Parallel Mini Interface Board with cutter controller for 6x8MCL35x
Mechanism, ELM w/low profile cutter (full or partial cut)
Mechanism, 2-inch wide, Hi-speed, compact, rear feed and platen detect 128K X 36 ZBT SRAM, 2.6 ns, PQFP100
Mechanism, 2-inch wide, compact Easy Load, 3V logic 128K X 36 ZBT SRAM, 2.6 ns, PBGA119
4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture 128K X 36 ZBT SRAM, 4 ns, PBGA119
|
| File Size |
295.74K /
15 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
CYPRESS[Cypress Semiconductor]
|
| Part No. |
CY7C1378B-166AC CY7C1378B
|
| OCR Text |
...166-MHz device) * Clock Enable (CEN) pin to suspend operation * Synchronous self-timed writes * Asynchronous Output Enable (OE) * JEDEC-stan...U T P U T R E G I S T E R S
D A T A S T E E R I N G
O U T P U T B U F F E R S
E
DQs
E
... |
| Description |
9-Mbit (256K x 32) Pipelined SRAM with NoBL(TM) Architecture
9-Mbit (256K x 32) Pipelined SRAM with NoBL Architecture
|
| File Size |
245.94K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1370DV25
|
| OCR Text |
...250-mhz device) ? clock enable (cen ) pin to suspend operation ? synchronous self-timed writes ? available in jedec-standa rd lead-free 100-...u t p u t b u f f e r s memory array e e input register 0 address register 0 write address register ... |
| Description |
18-Mbit (512K x 36/1M x 18) Pipelined SRAM with NoBL Architecture(18-Mb (512K x 36/1M x 18)管道式SRAM（NoBL结构 18兆位（为512k × 36/1M × 18）与总线延迟建筑18 MB的（12k × 36/1M × 18）管道式静态存储器（总线延迟结构）流水线的SRAM
|
| File Size |
507.09K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY7C1354DV25-200BZI
|
| OCR Text |
... 250 mhz device) clock enable (cen ) pin to suspend operation synchronous self timed writes available in pb-free 100-pin tqfp package, pb...u t p u t b u f f e r s memory array e e input register 0 address register 0 write address register ... |
| Description |
9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL™ Architecture 256K X 36 ZBT SRAM, 3.2 ns, PBGA165
|
| File Size |
858.37K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI[LSI Computer Systems]
|
| Part No. |
LS7566R
|
| OCR Text |
...tatus.
STR:
CY BW CMP IDX CEN 0 B7 B6 B5 B4 B3
U/D
S B0
B2 B1
In mod-n and range-limit count modes the PR serves as the repository for the division factor n and the count range-limit, respectively. The PR can also be used ... |
| Description |
24-BIT x 4-AXES QUADRATURE COUNTER
|
| File Size |
80.79K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI[LSI Computer Systems]
|
| Part No. |
LS7566
|
| OCR Text |
...tatus.
STR:
CY BW CMP IDX CEN 0 B7 B6 B5 B4 B3
U/D
S B0
B2 B1
In mod-n and range-limit count modes the PR serves as the repository for the division factor n and the count range-limit, respectively. The PR can also be used ... |
| Description |
24-BIT FOUR-AXES QUADRATURE COUNTER
|
| File Size |
79.97K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT71V3548SA133PFI IDT71V3548SA100PF IDT71V3548SA100PFI
|
| OCR Text |
.../write signal input synchronous cen clock enable input synchronous bw 1 , bw 2 , bw 3 , bw 4 individual byte write selects input synchron...u v ddq v ddq 5296 drw 13 nc dd(1) vnc v ss v ss ce 1 nc(2) v dd(1) v dd(1) , nc/tms (3) nc/ trst (3... |
| Description |
256K x 18 3.3V Synchronous ZBT SRAM 3.3V I/O, Burst Counter Pipelined Outputs 256 × 18 3.3同步ZBT SRAM.3V的I / O的脉冲计数器输出流水
|
| File Size |
493.94K /
26 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
