|
|
|
SAMSUNG[Samsung semiconductor]
|
Part No. |
M470L6423CK0
|
OCR Text |
64bit Non-ECC/Parity
Revision 0.0 Aug. 2001
Rev. 0.0 Aug. 2001
M470L6423CK0
Revision History
Revision 0.0 (August 2001)
1. First release.
200pin DDR SDRAM SODIMM
Rev. 0.0 Aug. 2001
M470L6423CK0
200pin DDR SDRAM SODIM... |
Description |
512MB DDR SDRAM MODULE (64Mx64 based on DDP 64Mx 8 DDR SDRAM) 200pin SODIMM 64bit Non-ECC/Parity
|
File Size |
107.08K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI[OKI electronic componets]
|
Part No. |
MK31VT464-10YE MK31VT464
|
OCR Text |
...is a fully decoded, 4,194,304 x 64bit synchronous dynamic random access memory composed of four 64Mb DRAMs (4Mx16) in TSOP packages mounted with decoupling capacitors on a 144-pin glass epoxy Small-outline Dual-in-Line Package supports any ... |
Description |
4,194,304 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (1BANK)
|
File Size |
90.04K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI[OKI electronic componets]
|
Part No. |
MK31VT864-10YE MK31VT864
|
OCR Text |
...is a fully decoded, 8,388,608 x 64bit synchronous dynamic random access memory composed of eight 64Mb DRAMs (8Mx8) in TSOP packages mounted with decoupling capacitors on a 144-pin glass epoxy Small-outline Dual-in-Line Package supports any ... |
Description |
8,388,608 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (1BANK)
|
File Size |
90.98K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI[OKI electronic componets]
|
Part No. |
MK31VT864A-8YC MK31VT864A
|
OCR Text |
...is a fully decoded, 8,388,608 x 64bit synchronous dynamic random access memory composed of eight 64Mb DRAMs (8Mx8) in TSOP packages mounted with decoupling capacitors on a 168-pin glass epoxy Dual-in-Line Package supports any application wh... |
Description |
8,388,608 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (1BANK)
|
File Size |
100.56K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI[OKI electronic componets]
|
Part No. |
MK32VT1664A-8YC MK32VT1664A
|
OCR Text |
...s a fully decoded, 16,777,216 x 64bit synchronous dynamic random access memory composed of sixteen 64Mb DRAMs (8Mx8) in TSOP packages mounted with decoupling capacitors on a 168-pin glass epoxy Dual-in-Line Package supports any application ... |
Description |
16,777,216 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (2BANK)
|
File Size |
98.34K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI[OKI electronic componets]
|
Part No. |
MK32VT864-10YE MK32VT864
|
OCR Text |
...is a fully decoded, 8,388,608 x 64bit synchronous dynamic random access memory composed of eight 64Mb DRAMs (4Mx16) in TSOP packages mounted with decoupling capacitors on a 144-pin glass epoxy Small-outline Dual-in-Line Package supports any... |
Description |
8,388,608 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (2BANK)
|
File Size |
92.28K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
OKI SEMICONDUCTOR CO., LTD. OKI[OKI electronic componets] OKI electronic components
|
Part No. |
MSC23S2640E-8BS8 MSC23S2640E
|
OCR Text |
...is a fully decoded, 2,097,152 x 64bit synchronous dynamic random access memory composed of eight 16Mb DRAMs (2Mx8) in TSOP packages mounted with decoupling capacitors on a 168-pin glass epoxy Dual-in-Line Package supports any application wh... |
Description |
2,097,152 Word x 64 Bit SYNCHRONOUS DYNAMIC RAM MODULE (1BANK):
|
File Size |
70.08K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
MICRON[Micron Technology]
|
Part No. |
MT28C6428P20 MT28C6428P18
|
OCR Text |
...es. For security purposes, dual 64bit chip protection registers are provided. The embedded WORD WRITE and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM). The WSM simplifies these operations and relieves th... |
Description |
FLASH AND SRAM COMBO MEMORY
|
File Size |
542.69K /
48 Page |
View
it Online |
Download Datasheet |
|
|
|
ATMEL[ATMEL Corporation]
|
Part No. |
PC8245MTPU333D PC8245 PC8245MTPU300D
|
OCR Text |
...bit gathering data path, 32- or 64bit (wide) data path PortX: 8-, 16-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing, data ready input signal (DRDY), and 4 chip selects
32-... |
Description |
Integrated Processor Family
|
File Size |
424.14K /
61 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|