|
|
|
Aeroflex Circuit Techno... AEROFLEX[Aeroflex Circuit Technology] Aeroflex Inc.
|
Part No. |
ACT5260 ACT5260PC-P10-POD
|
OCR Text |
... ACT5260 is a highly integrated superscalar microprocessor that implements a superset of the MIPS IV Instruction Set Architecture(ISA). It has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point ... |
Description |
ACT5260PC-P10-POD FR4 Adapter
|
File Size |
198.46K /
10 Page |
View
it Online |
Download Datasheet |
|
|
|
E2V TECHNOLOGIES PLC ATMEL CORP
|
Part No. |
PC7447AVGH1167LC PC7447AVLH1333NC PC7447AVLH1333LC PC7447AVGHY1167NC
|
OCR Text |
... and sleep power saving modes superscalar (four instructions fetched per clock cycle) 4 gb direct addressing range virtual memory: 4 hexabytes (2 52 ) 64-bit data and 36-bit address bus interface integrated l1: 32 kb instruction a... |
Description |
32-BIT, 1167 MHz, RISC PROCESSOR, CBGA360 32-BIT, 1333 MHz, RISC PROCESSOR, CBGA360
|
File Size |
483.01K /
48 Page |
View
it Online |
Download Datasheet |
|
|
|
Intel Corp.
|
Part No. |
MOBILEPENTIUMPROCESSOR
|
OCR Text |
...-bit cpu with 64-bit data bus n superscalar architecture ? enhanced pipelines ? two pipelined integer units capable of 2 instructions/clock ? pipelined mmx technology ? pipelined floating-point unit n separate code and data caches ? 16-kbyt... |
Description |
32 Bir CPU with MMX Technology(32 位带MMX技术处理器)
|
File Size |
736.45K /
67 Page |
View
it Online |
Download Datasheet |
|
|
|
Atmel
|
Part No. |
TSPC603R
|
OCR Text |
superscalar (3 instructions per clock peak) dual 16 kb caches selectable bus clock 32-bit compatibility powerpc implementation on-chip debug support p d typical = 3.5 watts (266 mhz), full operating conditions nap, doze and slee... |
Description |
32-bit RISC Microprocessor, 166-300 MHz
|
File Size |
442.32K /
44 Page |
View
it Online |
Download Datasheet |
|
|
|
Intel Corp.
|
Part No. |
MOBILEPENTIUMCPUWITHMMX
|
OCR Text |
...-bit cpu with 64-bit data bus n superscalar architecture ? enhanced pipelines ? two pipelined integer units capable of 2 instructions/clock ? pipelined mmx unit ? pipelined floating-point unit n separate code and data caches ? 16-kbyte code... |
Description |
32-bit mobile cpu with MMX technology(32位移动带MMX技CPU)
|
File Size |
2,012.23K /
80 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|