| |
|
 |
飞思卡尔半导体(中国)有限公司
|
| Part No. |
PC33926PNB/R2
|
| OCR Text |
...fault (floating input) states ? sleep mode with current draw < 50 a (with input s floating or set to match default logic states) ? pb-free packaging designated by suffix code pnb figure 1. 33926 simplified application diagram ordering info... |
| Description |
5.0 A Throttle Control H-Bridge
|
| File Size |
497.87K /
25 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear Technology Corporation
Linear Technology, Corp.
|
| Part No. |
LTC1850CFW LTC1850IFW LTC1851CFW LTC1851IFW LTC1850CFWTRPBF LTC1851CFWTRPBF LTC1851CFWPBF
|
| OCR Text |
...interface to 3v logic n nap and sleep shutdown modes n high speed data acquisition n test and measurement n imaging systems n telecommunications n industrial process control n spectrum analysis features descriptio u applicatio s u block di... |
| Description |
8-Channel, 10-Bit/12-Bit, 1.25Msps Sampling ADCs; Package: SSOP; No of Pins: 48; Temperature Range: 0°C to 70°C 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO48
8-Channel, 12-Bit, 1.25Msps Sampling ADCs; Package: SSOP; No of Pins: 48; Temperature Range: 0°C to 70°C 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO48
|
| File Size |
286.64K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
K7N167245A
|
| OCR Text |
...asynchronous inputs include the sleep mode enable(zz). output enable controls the outputs at any given time. write cycles are internally self-timed and initiated by the rising edge of the clock input. this feature eliminates complex off-chi... |
| Description |
256Kx72-Bit Pipelined NtRAMData Sheet
|
| File Size |
473.86K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
IDT
|
| Part No. |
IDT70T633S12BCI IDT70T633S15BF IDT70T633S15BFI IDT70T631S8BF IDT70T631S12DD IDT70T633S10DDI IDT70T633S8DDI IDT70T631S12BC IDT70T631S10BCI IDT70T631S12BF IDT70T633S10BCI IDT70T633S15DD IDT70T633S015DD IDT70T631S8DDI
|
| OCR Text |
...bus matching compatibility sleep mode inputs on both ports supports jtag features compliant to ieee 1149.1 in bga-208 and bga-256 packages single 2.5v (100mv) power supply for core lvttl-compatible, selectable 3.3v (150m... |
| Description |
HIGH-SPEED 2.5V 512/256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE 256K X 18 DUAL-PORT SRAM, 12 ns, PBGA208
122 x 32 pixel format, Compact LCD size 256K X 18 DUAL-PORT SRAM, 10 ns, PBGA256
122 x 32 pixel format, Compact LCD size 256K X 18 DUAL-PORT SRAM, 12 ns, PBGA256
HIGH-SPEED 2.5V 512/256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE 高.5V12/256K.3V 5011 2.5V的接口18 ASYNCHRONO美国双端口静态RAM
JFET-Input Operational Amplifier 8-SOIC 0 to 70 256K X 18 DUAL-PORT SRAM, 12 ns, PQFP144
HIGH-SPEED 2.5V 512/256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE 256K X 18 DUAL-PORT SRAM, 8 ns, PBGA208
JFET-Input Operational Amplifier 14-SOIC 0 to 70
WRISTBAND, ELASTIC, ADJUSTABLE 4MM RoHS Compliant: NA
High-speed 2.5V 512 x 18 asynchronous dual-port static RAM, 15ns
|
| File Size |
343.02K /
27 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
