| |
|
 |
KODENSHI KOREA
|
| Part No. |
KK4006B
|
| OCR Text |
... to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any vol...Freguency Maximum Clock Input Rise or Fall Time
100 50 40 150 80 60 200 90 60
200 100 80 300 1... |
| Description |
CMOS 18-Stage Static Shift Register
|
| File Size |
259.74K /
7 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung semiconductor
|
| Part No. |
K7K1636T2C K7K1618T2C K7K1618T2C-EI330 K7K1618T2C-FI330
|
| OCR Text |
... control pin, read active when high ld 8a synchronous load pin, bus cycle sequence is to be defined when low bw 0 , bw 1, bw 2 , bw 3 7b,7a,5a,5b block write control pin,active when low v ref 2h,10h input reference voltage zq 11h output d... |
| Description |
512Kx36 & 1Mx18 DDRII CIO b2 SRAM
1M X 18 DDR SRAM, 0.45 ns, PBGA165
|
| File Size |
402.56K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
Samsung Semiconductor Co., Ltd.
|
| Part No. |
K7J641882M K7J643682M K7J641882M-FC16 K7J641882M-FC20 K7J641882M-FC25 K7J641882M-FC30 K7J643682M-FC16 K7J643682M-FC20 K7J643682M-FC25 K7J641882M-FECI16 K7J641882M-FECI25 K7J641882M-FECI20 K7J641882M-FECI30 K7J643682M-FECI16 K7J643682M-FECI20 K7J643682M-FECI25 K7J643682M-FECI30 K7J643682M-FC30
|
| OCR Text |
... control pin, read active when high ld 8a synchronous load pin, bus cycle sequence is to be defined when low bw 0 , bw 1, bw 2 , bw 3 7b,7a,5a,5b block write control pin,active when low v ref 2h,10h input reference voltage zq 11h output d... |
| Description |
72Mb M-die DDRII SRAM Specification 72Mb的M -模条DDRII规格的SRAM
|
| File Size |
318.96K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
| Part No. |
K7R321884M K7R323684M K7R323684M-FC16 K7R321884M-FC16
|
| OCR Text |
...conditions. 4. reserved pin for high density name change from nc to vss/sa 5. delete ac test condition about clock input timing reference le...freguency scaling. ? i/o supply voltage 1.5v+0.1v/-0.1v for 1.5v i/o, 1.8v+0.1v/-0.1v for 1.8... |
| Description |
1Mx36 & 2Mx18 QDRTM II b4 SRAM
|
| File Size |
197.54K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
K7K1618U2C-FC33
|
| OCR Text |
... control pin, read active when high ld 8a synchronous load pin, bus cycle sequence is to be defined when low bw 0 , bw 1, bw 2 , bw 3 7b,7a,5a,5b block write control pin,active when low v ref 2h,10h input reference voltage zq 11h output d... |
| Description |
QDR SRAM, PBGA165 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-165
|
| File Size |
402.07K /
19 Page |
View
it Online |
Download Datasheet |
|
For
high-freguency Found Datasheets File :: 71 Search Time::5.531ms
Page :: | 1 | 2 | 3 | 4 | <5> | 6 | 7 | 8 | |
▲Up To
Search▲ |
|
Price and Availability
|
