| |
|
 |
Cypress Semiconductor, Corp.
|
| Part No. |
CY7B9940V-5AXC
|
| OCR Text |
...cle jitter (<100 ps peak-peak) single 3.3v 10% supply 44-pin tqfp package functional description the cy7b9930v and cy7b9940v high-speed m...bank consists of two outputs, which allows divide-by functionality from 1 to 12. any one of these te... |
| Description |
High Speed Multifrequency PLL Clock Buffer; Voltage (V): 3.3 V; Operating Frequency: 24 MHz to 200 MHz; Outputs: 10; Operating Range: 0 to 70 C 7B SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP44
|
| File Size |
244.98K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
NANYA
|
| Part No. |
NT128S64VH8C0GM-75B NT128S64VH8C0GM-8B
|
| OCR Text |
... 10 ohm resistors on dqs l single 3.3v 0.3v power supply l single pulsed ras interface l sdrams have four internal banks ...bank) l 4096 refresh cycles distributed across 64ms l serial presence detect l gold con... |
| Description |
128Mb: 16Mx64 SDRAM SODIMM based 8Mx16, 4bands, 4K refresh, 3.3V synchronous DRAMs with SPD
|
| File Size |
168.06K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA
|
| Part No. |
NT128S64V88C0G-75B NT128S64V88C0G-7K NT128S64V88C0G-8B
|
| OCR Text |
...e lvttl (3.3v) compatible l single 3.3v 0.3v power supply l single pulsed ras interface l sdrams have 4 internal banks l module has 1 physical bank l fully synchronous to positive clock edge l data mask for byte ... |
| Description |
128Mb unbuffered SDRAM module based on 16Mx8, 4banks, 4K refresh, 3.3V synchronous DRAM with SPD
|
| File Size |
167.91K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
