|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2006-04
|
OCR Text |
... 2 3 4 5 6 7 8 9
FEATURES
28 29 30 31 32 33 34 35 36
M2006-04
(Top View)
18 17 16 15 14 13 12 11 10
S_CLOCK P1 nFOUT0 FOUT0 ...700MHz. The input reference clock is selected from DIF_CLK 0, DIF_CLK 1, or REF_CLK by selecting the... |
Description |
VCSO Frequency Translator
|
File Size |
300.56K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2006-11 M2006-21 M2006-11-622.0800
|
OCR Text |
...DROP_CLK NBW VCC DNC DNC DNC
28 29 30 31 32 33 34 35 36
M2006-11
(Top View)
18 17 16 15 14 13 12 11 10
S_CLOCK P1 nFOUT0 FOUT0 ...700MHz (Specify center frequency at time of order) Low phase jitter 0.5ps rms, typical (12kHz to 20... |
Description |
PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 SAW PLL for Frequency Translation with Add/Drop feature and Hitless Switching option
|
File Size |
312.67K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Integrated Circuit System
|
Part No. |
M2006-12
|
OCR Text |
...frequency is less than 5MHz.
28 29 30 31 32 33 34 35 36
M2006-12
(Top View)
18 17 16 15 14 13 12 11 10
P0_SEL P1_SEL nFOUT0 FOU...700MHz (Specify VCSO frequency at time of order) Low phase jitter < 0.5 ps rms typical (12kHz to 20... |
Description |
VCSO BASED FEC CLOCK PLL
|
File Size |
262.41K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
ICS8732-01
|
OCR Text |
...
ICS8732-01
33 32 31 30 29 28
10 11 12
27 13 14 15 16 17 18 19 20 21 22 23 24 25 26
DIV_SELA1 DIV_SELA0 VCC VEE CLK1 nCLK0 CLK0 ...700MHz. NOTE 2: The maximum input frequency that the phase detector can accept is 175MHz.
8732AY-... |
Description |
Low Skew, 1-to-10, LVPECL Clock Multiplier/Zero Delay Buffer
|
File Size |
145.68K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
ICS843002-31
|
OCR Text |
...rystal frequency by a factor of 28 or 32 (selectable) and provide a clock output of up to 700MHz. Clock Input/Output Configuration: * Clock Inputs - 1 differential pair, 2 singled ended (mux selected) * Differential input pair can support L... |
Description |
700MHz, FemtoClock? VCXO Based Frequency Translator and Jitter Attenuator
|
File Size |
276.08K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICST[Integrated Circuit Systems]
|
Part No. |
ICS843002I-40 ICS43002A40 ICS843002AKI-40 ICS843002AKI-40T
|
OCR Text |
... 155.52MHz, Hi-Z
32 31 30 29 28 27 26 25 LF1 LF0 ISET VCC CLK0 nCLK0 CLK_SEL nc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
QA_SEL1 QA_SEL0 QB_SEL1 QB_SEL0 VCCA QA nQA nc
24 23 22 21 20 19 18 17
LOR0 LOR1 nc VCCO_LVCMOS VCCO_LVPECL nQB... |
Description |
175MHZ, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR 175MHz, FemtoClock? VCXO Based SONET/SDH Jitter Attenuator
|
File Size |
262.31K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
ICS843002I-41
|
OCR Text |
... 622.08MHz, Hi-Z
32 31 30 29 28 27 26 25 LF1 LF0 ISET VCC CLK0 nCLK0 CLK_SEL QA_SEL2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
QA_SEL1 QA_S...700MHZ, FEMTOCLOCKSTM VCXO BASED SONET/SDH JITTER ATTENUATOR
BLOCK DIAGRAM
External Loop Compone... |
Description |
700MHz, FemtoClock? VCXO Based SONET/SDH Jitter Attenuator
|
File Size |
274.06K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
ICS
|
Part No. |
M2004-X1
|
OCR Text |
...
27 26 25 24 23 22 21 20 19
28 29 30 31 32 33 34 35 36
M2004-x1
(Top View)
18 17 16 15 14 13 12 11 10
S_CLOCK MR nFOUT FOUT GN...700MHz ** * Low phase jitter of < 0.5ps rms, typical
(12kHz to 20MHz or 50kHz to 80MHz) * Pin-selec... |
Description |
SAW PLL Frequency Translation Family with Hitless Switching options
|
File Size |
73.58K /
1 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|