| |
|
 |
Hewlett-Packard
|
| Part No. |
HDMP-0552
|
| OCR Text |
... fibre channel operation quad pbc/cdr in one package cdr location determined by choice of cable input/output amplitude valid detection on fm_node[0] input data valid detection on fm_node[0] input ? run length violation detection ? c... |
| Description |
QUAD PORT BYPASS CIRCUIT
|
| File Size |
283.76K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Samsung Electronic
|
| Part No. |
S5T8809X01
|
| OCR Text |
.../ 5 to 1 / 32767 -- Rx Divider: pbc (0): 1 / 1056 to 1 / 65535: Default pbc (1): 1 / 1056 to 1 / 262143 * * * * * * Boost-up signal output for Fast Locking In the Standby mode, VDD1 block can be controlled by BSB Pin status -- Standby curre... |
| Description |
PLL FREQUENCY SHNTHESIZER FOR PAGER Data Sheet
|
| File Size |
165.32K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
HDMP-0452
|
| OCR Text |
... is a Quad Port Bypass Circuit (pbc) with a Clock and Data Recovery (CDR) circuit included. This device minimizes part count, cost and jitter accumulation while repeating incoming signals. Port Bypass Circuits are used in hard disk arrays c... |
| Description |
HDMP-0452 · 1.0625-1.25 GBd Quad Port Bypass Circuit with CDR for Fibre Channel/Storage and GbE Applications
|
| File Size |
272.00K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
HDMP-0450
|
| OCR Text |
... is a Quad Port Bypass Circuit (pbc) which provides a low-cost, low-power physical-layer solution for Fibre Channel Arbitrated Loop (FC-AL) disk array configurations. By using a pbc such as the HDMP-0450, hard disks may be pulled out or swa... |
| Description |
HDMP-0450 · 1.0625-1.25 GBd Quad Port Bypass Circuit with Signal Detect for FC/Storage and GbE Applications
|
| File Size |
268.47K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agilent (Hewlett-Packard)
|
| Part No. |
HDMP-0440
|
| OCR Text |
... Ethernet (GE) operation * Quad pbc in one package * Equalizers on all inputs * High-speed LVPECL I/O * Buffered Line Logic (BLL) outputs (no external bias resistors required) * 0.5 W typical power at VCC = 3.3 V * 44 Pin, 10 mm, low-cost p... |
| Description |
Voltage Regulator IC; Output Current:100mA; Output Voltage:6.2V; Package/Case:3-TO-92; Voltage Regulator Type:Positive Voltage; Mounting Type:Through Hole; Supply Voltage:35V
HDMP-0440 · 1.0625-1.25 GBd Quad Port Bypass Circuit without CDR for Fibre Channel/Storage and GbE Applications
|
| File Size |
270.40K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
