|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
DS1230W
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address input s must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initi... |
Description |
3.3V 256K Nonvolatile SRAM
|
File Size |
186.76K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM INTEGRATED PRODUCTS INC MAXIM - Dallas Semiconductor
|
Part No. |
DS1220AD DS1220AB DS1220AD-200-IND
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address inputs must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initiate... |
Description |
2K X 8 NON-VOLATILE SRAM MODULE, 200 ns, PDIP24 16k Nonvolatile SRAM
|
File Size |
177.66K /
9 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
DS1225AD DS1225AB
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address inputs must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initi... |
Description |
64k Nonvolatile SRAM
|
File Size |
169.92K /
10 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
DS1220Y
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address inputs must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initiat... |
Description |
16K Nonvolatile SRAM
|
File Size |
157.42K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
DS1250W
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address input s must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initi... |
Description |
3.3V 4096k NV SRAM
|
File Size |
186.48K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
MAXIM - Dallas Semiconductor
|
Part No. |
DS1350W
|
OCR Text |
...rite cycle is terminated by the earlier rising edge of ce or we . all address inputs must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initia... |
Description |
3.3V 4096K Nonvolatile SRAM with Battery Monitor
|
File Size |
251.23K /
12 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|