| |
|
 |
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1353G-117AXC
|
| OCR Text |
...100-mhz device) ? clock enable (cen ) pin to suspend operation ? synchronous self-timed writes ? asynchronous output enable ? pb-free 100 tq...u t p u t b u f f e r s e zz sleep control logic block diagram
preliminary cy7c1353g document #:... |
| Description |
4-Mbit (256K x 18) Flow-through SRAM with NoBLArchitecture 4兆位56 × 18）流通过总线延迟⑩建筑的SRAM
|
| File Size |
217.30K /
13 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Integrated Device Technology, Inc.
|
| Part No. |
IDT71V547S90PFI
|
| OCR Text |
...ny given time. a clock enable ( cen ) pin allows operation of the idt71v547 to be suspended as long as necessary. all synchronous inputs are...u u u u u 128k x 36 memory configuration, flow-through outputs u u u u u supports high performance s... |
| Description |
128K X 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Flow-Through Outputs 128K X 36 ZBT SRAM, 9 ns, PQFP100
|
| File Size |
165.14K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1231H-133AXI CY7C1231H-133AXC
|
| OCR Text |
...133-mhz device) ? clock enable (cen ) pin to suspend operation ? synchronous self-timed write ? asynchronous output enable ? offered in jede...u t p u t b u f f e r s e zz sleep control logic block diagram [+] feedback [+] feedback
cy7... |
| Description |
2-Mbit (128K x 18) Flow-Through SRAM with NoBLArchitecture
2-Mbit (128K x 18) Flow-Through SRAM with NoBL??Architecture
|
| File Size |
506.25K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
