| |
|
 |
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AKD4632-A AKD4632
|
| OCR Text |
.... JP23 (EXT1) and R26 should be properly selected in order to much the output impedance of the clock generator.
JP6 MCKI JP17 XTE JP18 MKFS
JP21 MCLK_SEL
XTL DIR EXT 256fs 512fs 1024fs MCKO
b) Set up jumper pins of BICK clock Outp... |
| Description |
AK4632 Evaluation board Rev.0
|
| File Size |
649.72K /
48 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
AKM[Asahi Kasei Microsystems]
|
| Part No. |
AKD5701-A AKD5701
|
| OCR Text |
.... JP14 (EXT1) and R20 should be properly selected in order to match the output impedance of the clock generator. JP16 JP19 JP11 XTI MCLK_SEL MKFS
5701MCKO
EXTCLK /BCLK
4114MCKO
MCKI EXTCLK /BCLK 256fs 512fs 1024fs MCKO
b) Set... |
| Description |
AK5701 Evaluation board Rev.0
|
| File Size |
441.53K /
40 Page |
View
it Online |
Download Datasheet |
| |
|
|
Vishay Intertechnology,Inc.
VISAY[Vishay Siliconix]
|
| Part No. |
AN804
|
| OCR Text |
...return) loads. To drive the FET properly, the gate voltage must be referenced to its source. For enhancement-mode MOSFETs, this gate potential is of the same polarity as the MOSFET's drain voltage. To turn on, the n-channel MOSFET requires ... |
| Description |
P-Channel MOSFETs, the Best Choice for High-Side Switching
|
| File Size |
39.88K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
Agilent (Hewlett-Packard)
HP[Agilent(Hewlett-Packard)]
|
| Part No. |
HDMP-1687
|
| OCR Text |
... [0:9] and RFCT signals must be properly aligned, as shown in Figure 3. RFCT is also used as a clean frequency reference for the receiver PLLs. TX PLL/CLOCK GENERATOR The transmitter Phase Locked Loop and Clock Generator (TX PLL/CLOCK GENER... |
| Description |
HDMP-1687 · 1.0625-1.25 GBd Four Channel SerDes for Fibre Channel and Gigabit Ethernet Applications
Four Channel SerDes Circuit for Gigabit Ethernet and Fibre Channel
|
| File Size |
336.90K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
