|
|
![](images/bg04.gif) |
Bourns, Inc.
|
Part No. |
BW1221L3CLK
|
OCR Text |
...g r a m notes: - the behavioral modeling is provided by verilog hdl modeling file which includes the spec of pipeline delay, setup_time, hold_time, rising time, falling time, and clock frequency, and so on. - output delay(t d ) measured fro... |
Description |
Rad hard low voltage CMOS 16-bit bus buffer transceiver (3-state) with 3.6 V tolerant inputs and outputs BW1221L_3CLK 1030MSPS三重援会|数据资料
|
File Size |
143.41K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
TY Semiconductor Co., Ltd
|
Part No. |
SI2323CDS
|
OCR Text |
...document is intended as a spice modeling guideline and do es not constitute a commercial product datasheet. designers shoul d refer to the appropriate datasheet of the same number for guaranteed specification limits. d s dbd c gs m 1 g 3 ... |
Description |
P-Channel Vertical DMOS Macro Model Level 3 MOS
|
File Size |
131.66K /
2 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
TY Semiconductor Co., Ltd
|
Part No. |
SI2324DS
|
OCR Text |
...document is intended as a spice modeling guideline and do es not constitute a commercial product datasheet. designers shou ld refer to the appropriate datasheet of the same number for guaranteed specification limits. d s dbd c gs m 1 g 3 r... |
Description |
N-Channel Vertical DMOS Macro Model Level 3 MOS
|
File Size |
137.95K /
2 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|