|
|
![](images/bg04.gif) |
![R5F52108ADFM R5F52108ADFF R5F52108ADFN R5F52108ADFK R5F52108ADFG R5F52106ADFK R5F52106ADFP R5F52106ADFG R5F52106ADFM R5F](Maker_logo/renesas_technology_corp.GIF)
Renesas Electronics Corporation
|
Part No. |
R5F52108ADFM R5F52108ADFF R5F52108ADFN R5F52108ADFK R5F52108ADFG R5F52106ADFK R5F52106ADFP R5F52106ADFG R5F52106ADFM R5F52106ADFN R5F52106ADFF R5F52105ADFF R5F52105ADFG R5F52105ADFK R5F52105ADFM R5F52105ADFN R5F52105ADFP R5F52105ADLJ R5F52108ADLJ R5F52107ADFF R5F52108ADFP R5F52107ADFK R5F52107ADFP R5F52107ADFN R5F52107ADFM R5F52107ADFG R5F52107ADLJ
|
OCR Text |
...pulse-input lines ? select from among eight or seven counter-input clock signals for each channel (pclk/1, pclk/4, pclk/16, pclk/64, pclk/256, pclk/1024, tclka, tclkb, tclkc, tclkd) other than channel 5, for which only four signals are a... |
Description |
50-MHz 32-bit RX MCUs, 78 DMIPS, up to 512-KB flash memory, 12-bit AD, 10-bit DA
|
File Size |
771.60K /
92 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Fujitsu Media Devices
|
Part No. |
MB91F127 MB91F128
|
OCR Text |
...ansfer data length : selectable among 8 bits, 16 bits, and 32 bits ? pausing is allowed by interrupt request uart ? 3 channels ? full-duplex double buffer ? data length : 7 to 9 bits (no parity), 6 to 8 bits (with parity) ? asynchronous (s... |
Description |
(MB91F127 / MB91F128) 32-Bit Microcontroller CMOS
|
File Size |
535.98K /
50 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Motorola Semiconductor Products
|
Part No. |
MC13233C
|
OCR Text |
...formation over short distan ces among the participants in the network. it enables small, power efficient, inexpensive solutions to be implemen ted for a wide range of applications. some key characteristics of an synkrorf network are: ? a... |
Description |
Low Cost SoC Remote Control Platform
|
File Size |
394.32K /
36 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
|
Part No. |
CY39050Z208-83NTC CY3930V388-83NTC CY39050V484-83NTC CY39050V208-83NTC CY3930V676-83NTC CY3930V484-83NTC CY3930V256-83NTC CY3930Z208-83NTC CY39050V676-83NTC CY39030Z484-83NTC CY39050Z388-83NTC CY39030Z256-83NTC CY39050Z256-83NTC CY39050Z484-83NTC CY39030Z388-83NTC CY3930V484-125MGI CY39030Z484-125MBI CY39030Z484-125MGC CY39050V256-83NTC CY39050V484-125MGC CY3930V484-125MGC CY39030Z484-125MGI CY39050Z676-83NTC CY3930V208-83NTC CY39050V484-125MBC CY39050V388-83NTC CY39030Z676-83NTC CY39050V484-125MBI CY39030Z484-125MBC CY3930V208-83NI CY3930Z208-83NI CY39030Z676-233NTC CY39030Z676-200NTC CY39030Z676-200NTI CY39030Z676-233NTI CY39165Z676-200NTI CY39165Z676-233NTI CY39050V208-200MGI CY39050V208-200MGC CY39050Z208-125MGC CY39050V208-233MGC CY39050V208-233MGI CY39050V208-83MGC CY39050V208-83MGI CY39050V208-233BBC CY39050V208-233BBI CY39050V208-233BGC CY39050V208-233MBI CY39050V388-125BBC CY39050V208-233BGI CY39050V208-233MBC CY39050V208-233NC CY39050V388-125BBI CY39050V388-125BGC CY39050V388-125BGI CY39030Z388-233NI CY39050V388-233NI CY39050V484-233NI CY39030Z484-200MBI CY3930V388-233NI CY39030Z484-200MGI CY39050Z388-233NI CY39050Z676-233NI CY39030Z484-200MGC CY39030Z676-233NI CY39050Z48
|
OCR Text |
... which is used to route signals among the logic blocks and the cluster memory blocks. figure 2 is a block diagram of the routing channels that interface within the delta39k architecture. the lbc is exactly the same for every member of the ... |
Description |
Evaluation Board for ADXL346 - 3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer 50 MHz to 4.0 GHz RF/IF Gain Block; Package: 3-pin; Temperature Range: -40°C to 125°C Triple Skew-Compensating Video Delay Line with Analog and Digital Control; Package: 32-LFCSP (5x5mm w/3.5mm exposed pad); Temperature Range: -40°C to 125°C 3-Axis, ±2 g/±4 g/±8 g/±16 g Ultralow Power Digital Accelerometer; Package: 16-LGA; Temperature Range: -40°C to 125°C CPLDs at FPGA Densities CPLD器件在FPGA的密 CPLDs at FPGA Densities LOADABLE PLD, 8.5 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PQFP208 CPLDs at FPGA Densities LOADABLE PLD, 7.2 ns, PBGA256 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA388 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PQFP208 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA256 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA484 CPLDs at FPGA Densities LOADABLE PLD, 15 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA676 CPLDs at FPGA Densities LOADABLE PLD, 10 ns, PBGA256
|
File Size |
1,243.04K /
86 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Fujitsu Microelectronics
|
Part No. |
MB91F127 MB91F127PFV MB91F128 MB91F128PFV
|
OCR Text |
...ansfer data length : selectable among 8 bits, 16 bits, and 32 bits ? pausing is allowed by interrupt request uart ? 3 channels ? full-duplex double buffer ? data length : 7 to 9 bits (no parity), 6 to 8 bits (with parity) ? asynchronous (s... |
Description |
32-Bit Microcontroller CMOS
|
File Size |
232.95K /
50 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Fujitsu Limited
|
Part No. |
MB2146-301A
|
OCR Text |
...n stabilization wait time from among the following four values. note that the evaluation and flash me mory products are fixed their initial value of main clock oscillation stabili- zation wait time at the maximum value. packages and corre... |
Description |
8-bit Proprietary Microcontrollers
|
File Size |
835.91K /
69 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Transdimension
|
Part No. |
TDOTG242-00BC TDOTG242-XXXX
|
OCR Text |
...werpc, coldfire and dragonball among others embedded rtos software available for wince, linux, vxworks, nucleus , lynxos, qnx, psos, powertv, smx, amx, threadx, vrtx, itron, symbian os and ms-dos operating systems among others ... |
Description |
Single Chip Host/Peripheral Controller
|
File Size |
454.94K /
17 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|