|
|
![](images/bg04.gif) |
MOTOROLA[Motorola, Inc]
|
Part No. |
MPC859TTSD MPC859DSL MPC859P MPC859T MPC859TTS
|
OCR Text |
... support both 1:1 and 2:1 modes Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with 32, 32-bit general-purp...bank can be a chip select or RAS to support a DRAM bank -- Up to 30 wait states programmable per mem... |
Description |
PowerQUICC⑩ Family Technical Summary
|
File Size |
272.11K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
![](images/bg04.gif) |
Alliance Semiconductor ...
|
Part No. |
AS4C64M16MD2-25BCN
|
OCR Text |
...sitive and negative edge of ck. single data rate (sdr) inputs, cs# and cke, are sampled at the positive clock edge. clock is defined as th...bank address pins ba0~ ba 2 auto precharge pin a10/ap x16 row addresses r0 -r12 column addres... |
Description |
Configurable Drive Strength
|
File Size |
5,405.98K /
129 Page |
View
it Online |
Download Datasheet
|
|
![](images/findchips_sm.gif)
Price and Availability
|