


## Main Product Characteristics


$V_{DSS}$	600V
$R_{DS(on)}$	3.6ohm(typ.)
$I_D$	2A



TO-220



Marking and Pin Assignment



Schematic Diagram

## Features and Benefits

- Advanced Process Technology
- Special designed for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 150°C operating temperature
- Lead free product



## Description

These N-Channel enhancement mode power field effect transistors are produced using proprietary MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies.

## Absolute Max Rating

Symbol	Parameter	Max.	Units
$I_D @ TC = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ①	2	A
$I_D @ TC = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ①	1.3	
$I_{DM}$	Pulsed Drain Current②	8	
$P_D @ TC = 25^\circ C$	Power Dissipation③	54	W
	Linear Derating Factor	0.43	W/°C
$V_{DS}$	Drain-Source Voltage	600	V
$V_{GS}$	Gate-to-Source Voltage	± 30	V
$E_{AS}$	Single Pulse Avalanche Energy @ L=55mH	110	mJ
$I_{AS}$	Avalanche Current @ L=55mH	2	A
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C


## Thermal Resistance

Symbol	Characteristics	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case <sup>③</sup>	—	2.32	$^{\circ}C/W$
$R_{\theta JA}$	Junction-to-ambient ( $t \leq 10s$ ) <sup>④</sup>	—	62	$^{\circ}C/W$
	Junction-to-Ambient (PCB mounted, steady-state) <sup>④</sup>	—	40	$^{\circ}C/W$

## Electrical Characteristics @ $T_A=25^{\circ}C$ unless otherwise specified


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source breakdown voltage	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$R_{DS(on)}$	Static Drain-to-Source on-resistance	—	3.6	4	$\Omega$	$V_{GS}=10V, I_D = 1A$
		—	8.01	—		$T_J = 125^{\circ}C$
$V_{GS(th)}$	Gate threshold voltage	2	—	4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
		—	2.17	—		$T_J = 125^{\circ}C$
$I_{DSS}$	Drain-to-Source leakage current	—	—	1	$\mu A$	$V_{DS} = 600V, V_{GS} = 0V$
		—	—	50		$T_J = 125^{\circ}C$
$I_{GSS}$	Gate-to-Source forward leakage	—	—	100	nA	$V_{GS} = 30V$
		-100	—	—		$V_{GS} = -30V$
$Q_g$	Total gate charge	—	11.5	—	nC	$I_D = 2A,$ $V_{DS}=480V,$ $V_{GS} = 10V$
$Q_{gs}$	Gate-to-Source charge	—	2.7	—		
$Q_{gd}$	Gate-to-Drain("Miller") charge	—	4.5	—		
$t_{d(on)}$	Turn-on delay time	—	9.4	—	ns	$V_{GS}=10V, V_{DS}=300V,$ $R_L=150\Omega,$ $R_{GEN}=25\Omega$ $I_D=2A$
$t_r$	Rise time	—	7.4	—		
$t_{d(off)}$	Turn-Off delay time	—	25.4	—		
$t_f$	Fall time	—	20.8	—		
$C_{iss}$	Input capacitance	—	323	—	pF	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1MHz$
$C_{oss}$	Output capacitance	—	40	—		
$C_{rss}$	Reverse transfer capacitance	—	5	—		

## Source-Drain Ratings and Characteristics


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	2	A	MOSFET symb showing the integral reverse p-n junction diode. 
$I_{SM}$	Pulsed Source Current (Body Diode)	—	—	8	A	
$V_{SD}$	Diode Forward Voltage	—	0.86	1.3	V	$I_S=2A, V_{GS}=0V$
$t_{rr}$	Reverse Recovery Time	—	259.3	—	ns	$T_J = 25^{\circ}C, I_F = 2A, di/dt =$
$Q_{rr}$	Reverse Recovery Charge	—	1419	—	nC	100A/ $\mu s$

## Test Circuits and Waveforms


EAS test circuits:




Gate charge test circuit:



Switch Time Test Circuit:



Waveforms:



### Notes:

- ① The maximum current rating is limited by bond-wires.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- ④ The value of  $R_{\theta JA}$  is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A = 25^\circ\text{C}$
- ⑤ These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)} = 150^\circ\text{C}$ .
- ⑥ The maximum current rating is limited by bond-wires.

## Typical Electrical and Thermal Characteristics




Figure 1: Typical Output Characteristics




Figure 2: Gate to source cut-off voltage




Figure 3: Drain-to-Source Breakdown Voltage vs. Temperature






Figure 4: Normalized On-Resistance Vs. Case Temperature


**Typical Electrical and Thermal Characteristics**



**Figure 5. Maximum Drain Current Vs. Case Temperature**




**Figure 6. Typical Capacitance Vs. Drain-to-Source Voltage**



**Figure7. Maximum Effective Transient Thermal Impedance, Junction-to-Case**

## Mechanical Data

TO-220 PACKAGE OUTLINE DIMENSION\_GN



Symbol	Dimension In Millimeters			Dimension In Inches		
	Min	Nom	Max	Min	Nom	Max
A	-	1.300	-	-	0.051	-
A1	2.200	2.400	2.600	0.087	0.094	0.102
b	-	1.270	-	-	0.050	-
b1	1.270	1.370	1.470	0.050	0.054	0.058
c	-	0.500	-	-	0.020	-
D	-	15.600	-	-	0.614	-
D1	-	28.700	-	-	1.130	-
D2	-	9.150	-	-	0.360	-
E	9.900	10.000	10.100	0.390	0.394	0.398
E1	-	10.160	-	-	0.400	-
ΦP	-	3.600	-	-	0.142	-
ΦP1	-	1.500	-	-	0.059	-
e	2.54BSC			0.1BSC		
L	12.900	13.100	13.300	0.508	0.516	0.524
Θ1	-	7 <sup>0</sup>	-	-	7 <sup>0</sup>	-
Θ2	-	7 <sup>0</sup>	-	-	7 <sup>0</sup>	-
Θ3	-	3 <sup>0</sup>	-	5 <sup>0</sup>	7 <sup>0</sup>	9 <sup>0</sup>
Θ4	-	3 <sup>0</sup>	-	1 <sup>0</sup>	3 <sup>0</sup>	5 <sup>0</sup>



### Ordering and Marking Information

**Device Marking: SSF2N60**

Package (Available)  
TO-220  
Operating Temperature Range  
C : -55 to 150 °C

### Devices per Unit

Package Type	Units/Tube	Tubes/Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
TO-220	50	20	1000	6	6000

### Reliability Test Program

Test Item	Conditions	Duration	Sample Size
High Temperature Reverse Bias(HTRB)	$T_j=125^{\circ}\text{C}$ to $150^{\circ}\text{C}$ @ 80% of Max $V_{DSS}/V_{CES}/V_R$	168 hours 500 hours 1000 hours	3 lots x 77 devices
High Temperature Gate Bias(HTGB)	$T_j=150^{\circ}\text{C}$ @ 100% of Max $V_{GSS}$	168 hours 500 hours 1000 hours	3 lots x 77 devices