AOD4T60P/AOI4T60P

600V,4A N-Channel MOSFET

General Description

- Trench Power AlphaMOS-II technology
- Low $R_{DS(ON)}$
- Low Ciss and Crss
- High Current Capability
- RoHS and Halogen Free Compliant

Applications

- General Lighting for LED and CCFL
- AC/DC Power supplies for Industrial, Consumer, and Telecom

Product Summary

V_{DS} @ $T_{j,max}$	700V
I_{DM}	16A
$R_{DS(ON),max}$	< 2.1Ω
$Q_{g,typ}$	8.3nC
E_{oss} @ 400V	1.6µJ

100% UIS Tested
100% R_g Tested



AOD4T60P



AOI4T60P



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOD4T60P	TO-252	Tape & Reel	2500
AOI4T60P	TO-251A	Tube	4000

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	600	V
Gate-Source Voltage		V_{GS}	±30	V
Continuous Drain Current	T_C=25°C	I_D	4	A
	T_C=100°C		2.4	
Pulsed Drain Current [C]		I_{DM}	16	
Avalanche Current [C] L=1mH		I_{AR}	4	A
Repetitive avalanche energy [C]		E_{AR}	8	mJ
Single pulsed avalanche energy [H]		E_{AS}	203	mJ
MOSFET dv/dt ruggedness		dv/dt	50	V/ns
Peak diode recovery dv/dt			5	
Power Dissipation [B]	T_C=25°C	P_D	83	W
	Derate above 25°C		0.7	W/°C
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds		T_L	300	°C

Thermal Characteristics

Parameter	Symbol	Typical	Maximum	Units
Maximum Junction-to-Ambient [A,D]	$R_{\theta JA}$	40	50	°C/W
Maximum Case-to-sink [A]	$R_{\theta CS}$	-	0.5	°C/W
Maximum Junction-to-Case [D,F]	$R_{\theta JC}$	1.25	1.5	°C/W

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=250µA, V_{GS}=0V, T_J=25°C	600			V
		I_D=250µA, V_{GS}=0V, T_J=150°C		700		
BV_{DSS} /ΔTJ	Breakdown Voltage Temperature Coefficient	I_D=250µA, V_{GS}=0V		0.55		V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=600V, V_{GS}=0V			1	µA
		V_{DS}=480V, T_J=125°C			10	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±30V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=5V, I_D=250µA	3	4.2	5	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=10V, I_D=2A		1.75	2.1	Ω
g_{FS}	Forward Transconductance	V_{DS}=40V, I_D=2A		3.2		S
V_{SD}	Diode Forward Voltage	I_S=1A,V_{GS}=0V		0.78	1	V
I_S	Maximum Body-Diode Continuous Current				4	A
I_{SM}	Maximum Body-Diode Pulsed Current [C]				16	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		522		pF
C_{oss}	Output Capacitance			22		pF
$C_{o(er)}$	Effective output capacitance, energy related [I]	V_{GS}=0V, V_{DS}=0 to 480V, f=1MHz		20		pF
$C_{o(tr)}$	Effective output capacitance, time related [J]			32		pF
C_{rss}	Reverse Transfer Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		2		pF
R_g	Gate resistance	f=1MHz		2.9		Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	V_{GS}=10V, V_{DS}=480V, I_D=4A		8.3	15	nC
Q_{gs}	Gate Source Charge			3.4		nC
Q_{gd}	Gate Drain Charge			1.9		nC
$t_{D(on)}$	Turn-On DelayTime	V_{GS}=10V, V_{DS}=300V, I_D=4A, R_G=25Ω		21		ns
t_r	Turn-On Rise Time			19		ns
$t_{D(off)}$	Turn-Off DelayTime			25		ns
t_f	Turn-Off Fall Time			11		ns
t_{rr}	Body Diode Reverse Recovery Time	I_F=4A,dI/dt=100A/µs,V_{DS}=100V		309		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I_F=4A,dI/dt=100A/µs,V_{DS}=100V		2.7		µC

A. The value of $R_{\theta JA}$ is measured with the device in a still air environment with T_A=25° C.
B. The power dissipation P_D is based on $T_{J(MAX)}$=150° C in a TO252 package, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$=150° C.
D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$=150° C.
G.These tests are performed with the device mounted on 1 in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.
H. L=60mH, I_{AS}=2.6A, V_{DD}=150V, R_G=10Ω, Starting T_J=25° C.
I. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.
J. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 1: On-Region Characteristics



Figure 2: Transfer Characteristics



Figure 3: On-Resistance vs. Drain Current and Gate Voltage



Figure 4: On-Resistance vs. Junction Temperature



Figure 5: Break Down vs. Junction Temperature



Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 9: Coss stored Energy



Figure 10: Maximum Forward Biased Safe Operating Area (Note F)



Figure 11: Power De-rating (Note B)



Figure 12: Current De-rating (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 13: Single Pulse Power Rating Junction-to-Case (Note F)



Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)



Figure 15: Normalized Maximum Transient Thermal Impedance (Note F)



Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms