

**N-Channel Logic Level Enhancement Mode Field Effect Transistor****PRODUCT SUMMARY**

V _{DSS}	I _D	R _{DS(ON)} (mΩ) Max
100V	120A	4.0 @ V _{GS} =10V

FEATURES

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handling capability.
- TO-220 package.

**ABSOLUTE MAXIMUM RATINGS (T_C=25°C unless otherwise noted)**

Symbol	Parameter	Limit	Units
V _{DS}	Drain-Source Voltage	100	V
V _{GS}	Gate-Source Voltage	±20	V
I _D	Drain Current-Continuous ^b	T _C =25°C	120
		T _C =100°C	76
I _{DM}	-Pulsed ^b	480	A
E _{AS}	Single Pulse Avalanche Energy ^c	300	mJ
P _D	Maximum Power Dissipation	T _C =25°C	227
		T _C =100°C	91
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

R _{θJC}	Thermal Resistance, Junction-to-Case	0.55	°C/W
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

STP10N03

Ver 1.0

ELECTRICAL CHARACTERISTICS (T_C=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V , V _{GS} =0V			1	uA
I _{GSS}	Gate-Body leakage current	V _{GS} = ±20V , V _{DS} =0V			±100	nA
ON CHARACTERISTICS						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2	3	4	V
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =10V , I _D =50A		3.3	4.0	m ohm
g _{FS}	Forward Transconductance	V _{DS} =10V , I _D =20A		47		S
DYNAMIC CHARACTERISTICS ^a						
C _{ISS}	Input Capacitance	V _{DS} =50V, V _{GS} =0V f=1.0MHz		6900		pF
C _{OSS}	Output Capacitance			1250		pF
C _{RSS}	Reverse Transfer Capacitance			47		pF
SWITCHING CHARACTERISTICS ^a						
t _{D(ON)}	Turn-On DelayTime	V _{DD} =50V I _D =1A		48		ns
t _r	Rise Time			56		ns
t _{D(OFF)}	Turn-Off DelayTime	V _{GS} =10V R _{GEN} = 2.5 ohm		75		ns
t _f	Fall Time			33		ns
Q _g	Total Gate Charge	V _{DS} =50V, I _D =20A, V _{GS} =10V		117		nC
Q _{gs}	Gate-Source Charge	V _{DS} =50V, I _D =20A, V _{GS} =10V		40		nC
Q _{gd}	Gate-Drain Charge			37		nC
DRAIN-SOURCE DIODE CHARACTERISTICS						
V _{SD}	Diode Forward Voltage	V _{GS} =0V, I _S =50A		0.85	1.3	V
Notes						
<p>a. Guaranteed by design, not subject to production testing. b. Drain current limited by maximum junction temperature. c. Starting T_J=25°C, L=0.5mH, V_{DD} = 50V. (See Figure10) d. Mounted on FR4 Board of 1 inch² , 2oz.</p>						

Aug,22,2016




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. On-Resistance vs. Gate-Source Voltage




Figure 6. Body Diode Forward Voltage Variation with Source Current

STP10N03

Ver 1.0




Figure 7. Capacitance




Figure 8. Gate Charge





Figure 9. Maximum Safe Operating Area


STP10N03

Ver 1.0



Unclamped Inductive Test Circuit

Figure 10a.



Unclamped Inductive Waveforms

Figure 10b.





Figure 11. Normalized Thermal Transient Impedance Curve

STP10N03

Ver 1.0

PACKAGE OUTLINE DIMENSIONS

TO-220




SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	4.80	0.170	0.189
B1	1.27	1.65	0.050	0.630
D	14.6	16.00	0.575	0.610
E	9.70	10.41	0.382	0.410
e	2.34	2.74	0.092	0.108
e1	4.68	5.48	0.184	0.216
F	1.14	1.40	0.045	0.055
H1	5.97	6.73	0.235	0.265
J1	2.20	2.79	0.087	0.110
L	12.88	14.22	0.507	0.560
L1	3.00	6.35	0.120	0.250
φP	3.50	3.94	0.138	0.155
Q	2.54	3.05	0.100	0.120

Aug,22,2016

STP10N03

Ver 1.0




Aug,22,2016

STP10N03

Ver 1.0

TOP MARKING DEFINITION



Aug,22,2016