



KERSEMI ELECTRONIC CO.,LTD.

IRFR540Z
IRFU540Z

Features

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax

D-Pak
IRFR540Z




I-Pak
IRFU540Z



Description

Specifically designed for Automotive applications, this Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



$V_{DSS} = 100V$
 $R_{DS(on)} = 28.5m\Omega$
 $I_D = 35A$

Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	35	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	25	
I_{DM}	Pulsed Drain Current ①	140	
$P_D @ T_C = 25^\circ C$	Power Dissipation	91	W
	Linear Derating Factor	0.61	W/ $^\circ C$
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS} (Thermally limited)	Single Pulse Avalanche Energy ②	39	mJ
E_{AS} (Tested)	Single Pulse Avalanche Energy Tested Value ⑥	75	
I_{AR}	Avalanche Current ①	See Fig.12a, 12b, 15, 16	A
E_{AR}	Repetitive Avalanche Energy ⑤		mJ
T_J	Operating Junction and	-55 to + 175	$^\circ C$
T_{STG}	Storage Temperature Range		
	Reflow Soldering Temperature, for 10 seconds	300	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
R_{0JC}	Junction-to-Case ⑧	—	1.64	$^\circ C/W$
R_{0JA}	Junction-to-Ambient (PCB mount) ⑦⑧	—	40	
R_{0JA}	Junction-to-Ambient ⑧	—	110	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.092	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	22.5	28.5	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 21\text{A}$ ③
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 50\mu\text{A}$
g_{fs}	Forward Transconductance	28	—	—	S	$V_{\text{DS}} = 25\text{V}, I_D = 21\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{\text{GS}} = -20\text{V}$
Q_g	Total Gate Charge	—	39	59		$I_D = 21\text{A}$
Q_{gs}	Gate-to-Source Charge	—	11	—		$V_{\text{DS}} = 50\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	12	—		$V_{\text{GS}} = 10\text{V}$ ③
$t_{\text{d(on)}}$	Turn-On Delay Time	—	14	—		$V_{\text{DD}} = 50\text{V}$
t_r	Rise Time	—	42	—		$I_D = 21\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	43	—		$R_G = 13 \Omega$
t_f	Fall Time	—	34	—		$V_{\text{GS}} = 10\text{V}$ ③
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	1690	—	pF	$V_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	180	—		$V_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	100	—		$f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	720	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	110	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 80\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance	—	190	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 80\text{V}$ ④

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	35	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	140		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 21\text{A}, V_{\text{GS}} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	—	32	48	ns	$T_J = 25^\circ\text{C}, I_F = 21\text{A}, V_{\text{DD}} = 50\text{V}$ $dI/dt = 100\text{A}/\mu\text{s}$ ③
Q_{rr}	Reverse Recovery Charge	—	40	60	nC	
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $LS+LD$)				




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Forward Transconductance vs. Drain Current




Fig 5. Typical Capacitance vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs.
Case Temperature




Fig 10. Normalized On-Resistance
vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage vs. Temperature




Fig 15. Typical Avalanche Current vs.Pulsewidth




Fig 16. Maximum Avalanche Energy vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 15, 16:
(For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
- t_{av} = Average time in avalanche.
- D = Duty cycle in avalanche = $t_{av} \cdot f$
- $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms






IRFR/U540Z

D-Pak (TO-252AA) Package Outline



NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M-1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN .15.
- 4.0 DIMENSION C-D DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [.0127] AND .010 [.0254] FROM THE LEAD TIP.
- 5.0 SECTION C-D DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.



SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MN.	MAX.	MN.	MAX.	
A	2.18	2.39	.086	.094	
A1			.015	.006	
b	.64	.89	.025	.036	5
b1	.64	.79	.025	.031	5
b2	.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	
c	.046	.061	.018	.024	5
c1	.041	.056	.016	.022	5
c2	.046	.059	.018	.036	5
D	.97	6.22	.235	.245	6
D1	.521	-	.205	-	4
E	.65	6.73	.250	.265	6
E1	.432	-	.170	-	4
e		2.29		.090 BSC	
H	.940	10.41	.370	.410	
L	.140	.178	.055	.070	
L1	2.74 REF.		.108 REF.		
L2	.0051 BSC		.020 BSC		
L3	.089	1.27	.035	.050	
L4			1.02	.040	
L5	1.14	1.52	.045	.060	
o	.07	.10*	.07	.10*	
o1	.07	.15*	.07	.15*	

LEAD ASSIGNMENTS


- HEXFET
- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs CoPACK


- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR

D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120
WITH ASSEMBLY
LOT CODE 1234
ASSEMBLED ON WW 16, 1999
IN THE ASSEMBLY LINE "A"
Note: "P" in assembly line
position indicates "Lead-Free"




OR





IRFR/U540Z

I-Pak (TO-251AA) Package Outline



SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1	0.89	1.14	.035	.045	
b	0.64	0.89	.025	.035	
b1	0.64	0.79	.025	.031	
b2	0.76	1.14	.030	.045	
b3	0.76	1.04	.030	.041	
b4	5.00	5.46	.195	.215	
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	
c2	.046	.086	.018	.035	
D	5.97	6.22	.235	.245	3, 4
D1	5.21	—	.205	—	4
E	6.35	6.73	.250	.265	3, 4
E1	4.32	—	.170	—	4
e	2.29		0.090 BSC		
L	8.89	9.60	.350	.380	
L1	1.91	2.29	.075	.090	
L2	0.89	1.27	.035	.050	
L3	1.14	1.52	.045	.060	4
ø1	0"	15"	0"	15"	5


LEAD ASSIGNMENTS

HEXFET
1.- GATE
2.- DRAIN
3.- SOURCE
4.- DRAIN


I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
WITH ASSEMBLY
LOT CODE 5678
ASSEMBLED ON WW 19, 1999
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line
position indicates "Lead-Free"



OR






IRFR/U540Z


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by T_{Jmax} , starting $T_J = 25^\circ\text{C}$, $L = 0.17\text{mH}$ $R_G = 25\Omega$, $I_{AS} = 21\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value.
- ③ Pulse width $\leq 1.0\text{ms}$; duty cycle $\leq 2\%$.
- ④ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑤ Limited by T_{Jmax} , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ⑥ This value determined from sample failure population. 100% tested to this value in production.
- ⑦ When mounted on 1" square PCB (FR-4 or G-10 Material).
- ⑧ R_0 is measured at T_J approximately 90°C