



**N-Channel Logic Level Enhancement Mode MOSFET**

# MTBB5N10L3

<b>BV<sub>DSS</sub></b>	<b>100V</b>
<b>I<sub>D</sub></b>	<b>5A</b>
<b>R<sub>DS(on)</sub>@ V<sub>GS</sub>=10V, I<sub>D</sub>=2A</b>	<b>125mΩ (typ.)</b>
<b>R<sub>DS(on)</sub>@ V<sub>GS</sub>=4.5V, I<sub>D</sub>=1A</b>	<b>131mΩ (typ.)</b>

**Features**

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating & Halogen-free package

**Equivalent Circuit**

**Outline**

**Absolute Maximum Ratings** (T<sub>c</sub>=25°C, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	
Continuous Drain Current @ T <sub>c</sub> =25°C	I <sub>D</sub>	5	A
Continuous Drain Current @ T <sub>c</sub> =100°C	I <sub>D</sub>	3	
Pulsed Drain Current *1	I <sub>DM</sub>	20	
Avalanche Current	I <sub>AS</sub>	5	
Avalanche Energy @ L=0.1mH, I <sub>D</sub> =5A, R <sub>G</sub> =25Ω	E <sub>AS</sub>	1.25	mJ
Repetitive Avalanche Energy @ L=0.05mH *2	E <sub>AR</sub>	0.625	
Total Power Dissipation @ T <sub>c</sub> =25°C	P <sub>D</sub>	7.5	W
Total Power Dissipation @ T <sub>c</sub> =100°C		3	
Operating Junction and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55~+150	°C

Note : \*1. Pulse width limited by maximum junction temperature

\*2. Duty cycle ≤ 1%



**Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R <sub>th,j-c</sub>	16.7	°C/W
Thermal Resistance, Junction-to-ambient, max	R <sub>th,j-a</sub>	150 (Note)	°C/W

Note : When mounted on a 1 in<sup>2</sup> pad of 2 oz. copper.

**Characteristics (T<sub>c</sub>=25°C, unless otherwise specified)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>					
B <sub>V</sub> DSS	100	-	-	V	V <sub>GS</sub> =0, I <sub>D</sub> =250μA
V <sub>GS(th)</sub>	1	2	3	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>FS</sub> *1	-	4	-	S	V <sub>DS</sub> =5V, I <sub>D</sub> =2A
I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±20, V <sub>DS</sub> =0
I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =80V, V <sub>GS</sub> =0
	-	-	25	μA	V <sub>DS</sub> =70V, V <sub>GS</sub> =0, T <sub>j</sub> =125°C
R <sub>DS(ON)</sub> *1	-	125	150	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =2A
	-	131	160	mΩ	V <sub>GS</sub> =4.5V, I <sub>D</sub> =1A
<b>Dynamic</b>					
Q <sub>g</sub> *1, 2	-	20	-	nC	V <sub>DS</sub> =50V, V <sub>GS</sub> =10V, I <sub>D</sub> =2A
Q <sub>gs</sub> *1, 2	-	4	-		
Q <sub>gd</sub> *1, 2	-	5	-		
t <sub>d(ON)</sub> *1, 2	-	20	-	ns	V <sub>DS</sub> =50V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>G</sub> =6Ω
t <sub>r</sub> *1, 2	-	40	-		
t <sub>d(OFF)</sub> *1, 2	-	36	-		
t <sub>f</sub> *1, 2	-	30	-		
C <sub>iss</sub>	-	1188	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=1MHz
C <sub>oss</sub>	-	12	-		
C <sub>rss</sub>	-	17	-		
<b>Source-Drain Diode</b>					
I <sub>S</sub> *1	-	-	5	A	
I <sub>SM</sub> *3	-	-	20		
V <sub>SD</sub> *1	-	-	1.2	V	I <sub>F</sub> =I <sub>S</sub> , V <sub>GS</sub> =0V
t <sub>rr</sub>	-	50	-	ns	I <sub>F</sub> =5A, dI <sub>F</sub> /dt=100A/μs
Q <sub>rr</sub>	-	90	-	nC	

Note : \*1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%  
 \*2.Independent of operating temperature  
 \*3.Pulse width limited by maximum junction temperature.


**Ordering Information**

Device	Package	Shipping
MTBB5N10L3	SOT-223 (Pb-free lead plating & Halogen-free package)	2500 pcs / Tape & Reel




### Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Junction Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage









Drain-Source On-State Resistance vs Junction Temperature






### Typical Characteristics(Cont.)




**Typical Characteristics(Cont.)**


Typical Transfer Characteristics




Power Derating Curve




Transient Thermal Response Curves



**Reel Dimension**




**Carrier Tape Dimension**



**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


**Recommended temperature profile for IR reflow**



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

**SOT-223 Dimension**



\*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1142	0.1220	2.90	3.10	G	0.0551	0.0709	1.40	1.80
B	0.2638	0.2874	6.70	7.30	H	0.0098	0.0138	0.25	0.35
C	0.1299	0.1457	3.30	3.70	I	0.0008	0.0039	0.02	0.10
D	0.0236	0.0315	0.60	0.80	a1	*13°	-	*13°	-
E	*0.0906	-	*2.30	-	a2	0°	10°	0°	10°
F	0.2480	0.2638	6.30	6.70					

Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.