



**Features**

- Low skew outputs (250 ps)
- Packaged in 8-pin SOIC
- Low power CMOS technology
- Operating Voltages of 1.5 V to 3.3 V
- Output Enable pin tri-states outputs
- 3.6 V tolerant input clock
- Industrial temperature ranges

**Description**

The PI6C49X0204A is a low skew, single input to four output, clock buffer. Perfect for fanning out multiple clock outputs.

**Block Diagram**

**Pin Assignment**


**Pin Descriptions**

| Pin# | Pin Name | Pin Type | Pin Description  |
|------|----------|----------|--|
| 1    | CLK      | Input    | Clock Input. 3.3 V tolerant input.   |
| 2    | Q1       | Output   | Clock Output 1.  |
| 3    | Q2       | Output   | Clock Output 2.  |
| 4    | Q3       | Output   | Clock Output 3.  |
| 5    | Q4       | Output   | Clock Output 4.  |
| 6    | GND      | Power    | Connect to ground.   |
| 7    | VDD      | Power    | Connect to 1.5 V, 1.8V, 2.5V or 3.3V.  |
| 8    | OE       | Input    | Output Enable. Tri-states outputs when low. Connect to VDD for normal operation. |

**External Components**

A minimum number of external components are required for proper operation. A decoupling capacitor of 0.01  $\mu$ F should be connected between VDD on pin 7 and GND on pin 6, as close to the device as possible. A 33  $\Omega$  series terminating resistor may be used on each clock output if the trace is longer than 1 inch.

### Maximum Ratings

|  |                            |
|--|----------------------------|
| Supply Voltage, VDD                        | 4.6V                       |
| Output Enable and All Outputs              | -0.5 V to VDD+0.5 V        |
| CLK  | -0.5 V to 3.6 V (VDD > 0V) |
| Ambient Operating Temperature (industrial) | -40 to +85 °C              |
| Storage Temperature                        | -65 to +150°C              |
| Junction Temperature                       | 125°C                      |
| Soldering Temperature                      | 260°C                      |
| ESD Protection (HBM)                       | 2000 V                     |

**Note:**

Stresses above the ratings listed below can cause permanent damage to the PI6C49X0204A. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied.

Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

### Recommended Operation Conditions

| Parameter   | Min.   | Typ. | Max. | Units |
|---|--------|------|------|-------|
| Ambient Operating Temperature (industrial)        | -40    |      | +85  | °C    |
| Power Supply Voltage (measured in respect to GND) | +1.425 |      | +3.6 | V     |

## DC ELECTRICAL CHARACTERISTICS

**VDD = 1.5 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol          | Parameter                | Conditions              | Min.  | Typ. | Max.  | Units |
|-----------------|--------------------------|-------------------------|-------|------|-------|-------|
| VDD             | Operating Voltage        |                         | 1.425 | 1.5  | 1.575 | V     |
| V <sub>IH</sub> | Input High Voltage       | Note 1, CLK             | 1.17  |      | 3.6   | V     |
| V <sub>IL</sub> | Input Low Voltage        | Note 1, CLK             |       |      | 0.575 | V     |
| I <sub>IH</sub> | Input High Current       | Note 1, CLK, OE         |       |      | 40    | μA    |
| I <sub>IL</sub> | Input Low Current        | Note 1, CLK, OE         |       |      | 1     | μA    |
| V <sub>OH</sub> | Output High Voltage      | I <sub>OH</sub> = -6 mA | 0.95  |      |       | V     |
| V <sub>OL</sub> | Output Low Voltage       | I <sub>OL</sub> = 6 mA  |       |      | 0.45  | V     |
| IDD             | Operating Supply Current | No load, 133 MHz        |       |      | 20    | mA    |
| Z <sub>O</sub>  | Nominal Output Impedance |                         |       | 20   |       | Ω     |
| C <sub>IN</sub> | Input Capacitance        | CLK, OE pin             |       | 5    |       | pF    |
| I <sub>OS</sub> | Short Circuit Current    |                         |       | ±12  |       | mA    |

Notes: 1. Nominal switching threshold is VDD/2

**VDD = 1.8 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol          | Parameter                | Conditions              | Min. | Typ. | Max. | Units |
|-----------------|--------------------------|-------------------------|------|------|------|-------|
| VDD             | Operating Voltage        |                         | 1.7  | 1.8  | 1.89 | V     |
| V <sub>IH</sub> | Input High Voltage       | Note 1, CLK             | 1.7  |      | 3.6  | V     |
| V <sub>IL</sub> | Input Low Voltage        | Note 1, CLK             |      |      | 0.6  | V     |
| I <sub>IH</sub> | Input High Current       | Note 1, CLK, OE         |      |      | 50   | μA    |
| I <sub>IL</sub> | Input Low Current        | Note 1, CLK, OE         |      |      | 1    | μA    |
| V <sub>OH</sub> | Output High Voltage      | I <sub>OH</sub> = -8 mA | 1.4  |      |      | V     |
| V <sub>OL</sub> | Output Low Voltage       | I <sub>OL</sub> = 8 mA  |      |      | 0.4  | V     |
| IDD             | Operating Supply Current | No load, 133 MHz        |      |      | 20   | mA    |
| Z <sub>O</sub>  | Nominal Output Impedance |                         |      | 20   |      | Ω     |
| C <sub>IN</sub> | Input Capacitance        | CLK, OE pin             |      | 5    |      | pF    |
| I <sub>OS</sub> | Short Circuit Current    |                         |      | ±20  |      | mA    |

Notes: 1. Nominal switching threshold is VDD/2

**VDD=2.5 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol          | Parameter                | Conditions              | Min.  | Typ. | Max.  | Units |
|-----------------|--------------------------|-------------------------|-------|------|-------|-------|
| VDD             | Operating Voltage        |                         | 2.375 | 2.5  | 2.625 | V     |
| V <sub>IH</sub> | Input High Voltage       | Note 1, CLK             | 1.7   |      | 3.6   | V     |
| V <sub>IL</sub> | Input Low Voltage        | Note 1, CLK             |       |      | 0.7   | V     |
| I <sub>IH</sub> | Input High Current       | Note 1, CLK, OE         |       |      | 60    | μA    |
| I <sub>IL</sub> | Input Low Current        | Note 1, CLK, OE         |       |      | 3     | μA    |
| V <sub>OH</sub> | Output High Voltage      | I <sub>OH</sub> = -8 mA | 2     |      |       | V     |
| V <sub>OL</sub> | Output Low Voltage       | I <sub>OL</sub> = 8 mA  |       |      | 0.4   | V     |
| IDD             | Operating Supply Current | No load, 133 MHz        |       |      | 25    | mA    |
| Z <sub>O</sub>  | Nominal Output Impedance |                         |       | 20   |       | Ω     |
| C <sub>IN</sub> | Input Capacitance        | CLK, OE pin             |       | 5    |       | pF    |
| I <sub>OS</sub> | Short Circuit Current    |                         |       | ±50  |       | mA    |

Notes: 1. Nominal switching threshold is VDD/2

**VDD=3.3 V ±10%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol          | Parameter                | Conditions              | Min. | Typ. | Max. | Units |
|-----------------|--------------------------|-------------------------|------|------|------|-------|
| VDD             | Operating Voltage        |                         | 3.0  | 3.3  | 3.6  | V     |
| V <sub>IH</sub> | Input High Voltage       | Note 1, CLK             | 2.1  |      | 3.6  | V     |
| V <sub>IL</sub> | Input Low Voltage        | Note 1, CLK             |      |      | 0.7  | V     |
| I <sub>IH</sub> | Input High Current       | Note 1, CLK, OE         |      |      | 85   | μA    |
| I <sub>IL</sub> | Input Low Current        | Note 1, CLK, OE         |      |      | 1    | μA    |
| V <sub>OH</sub> | Output High Voltage      | I <sub>OH</sub> = -8 mA | 2.8  |      |      | V     |
| V <sub>OL</sub> | Output Low Voltage       | I <sub>OL</sub> = 8 mA  |      |      | 0.2  | V     |
| IDD             | Operating Supply Current | No load, 133 MHz        |      |      | 33   | mA    |
| Z <sub>O</sub>  | Nominal Output Impedance |                         |      | 20   |      | Ω     |
| C <sub>IN</sub> | Input Capacitance        | CLK, OE pin             |      | 5    |      | pF    |
| I <sub>OS</sub> | Short Circuit Current    |                         |      | ±50  |      | mA    |

Notes: 1. Nominal switching threshold is VDD/2

## AC ELECTRICAL CHARACTERISTICS

**VDD=1.5 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol           | Parameter                     | Conditions            | Min. | Typ. | Max. | Units |
|------------------|-------------------------------|-----------------------|------|------|------|-------|
| F <sub>OUT</sub> | Output Frequency              |                       | 0    |      | 166  | MHz   |
| t <sub>OR</sub>  | Output Rise Time              | 20% to 80%            |      | 1.0  | 1.5  | ns    |
| t <sub>OF</sub>  | Output Fall Time              | 20% to 80%            |      | 1.0  | 1.5  | ns    |
| T <sub>PD</sub>  | Propagation Delay (Note1)     |                       | 2    | 3    | 5    | ns    |
| T <sub>SK</sub>  | Output to Output Skew (Note2) | Rising edges at VDD/2 |      | 0    | ±250 | ps    |

## AC ELECTRICAL CHARACTERISTICS

**VDD=1.8 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol           | Parameter                     | Conditions               | Min. | Typ. | Max. | Units |
|------------------|-------------------------------|--------------------------|------|------|------|-------|
| F <sub>OUT</sub> | Output Frequency              |                          | 0    |      | 166  | MHz   |
| t <sub>OR</sub>  | Output Rise Time              | 20% to 80%               |      | 1.0  | 1.5  | ns    |
| t <sub>OF</sub>  | Output Fall Time              | 20% to 80%               |      | 1.0  | 1.5  | ns    |
| T <sub>PD</sub>  | Propagation Delay (Note1)     |                          | 1.6  | 2    | 3    | ns    |
| T <sub>SK</sub>  | Output to Output Skew (Note2) | Rising edges at VDD/2    |      | 0    | ±250 | ps    |
| J <sub>ADD</sub> | Additive Jitter               | @156.25MHz, 12k to 20MHz |      | 0.1  |      | ps    |

**VDD=2.5 V ±5%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol           | Parameter                     | Conditions               | Min. | Typ. | Max. | Units |
|------------------|-------------------------------|--------------------------|------|------|------|-------|
| F <sub>OUT</sub> | Output Frequency              |                          | 0    |      | 200  | MHz   |
| t <sub>OR</sub>  | Output Rise Time              | 20% TO 80%               |      | 1.0  | 1.5  | ns    |
| t <sub>OF</sub>  | Output Fall Time              | 20% TO 80%               |      | 1.0  | 1.5  | ns    |
| T <sub>PD</sub>  | Propagation Delay (Note1)     |                          | 0.8  | 1.0  | 1.5  | ns    |
| T <sub>SK</sub>  | Output to Output Skew (Note2) | Rising edges at VDD/2    |      | 0    | ±250 | ps    |
| J <sub>ADD</sub> | Additive Jitter               | @156.25MHz, 12k to 20MHz |      | 0.05 |      | ps    |

Notes:

1. With rail to rail input clock
2. Between any 2 outputs with equal loading.

**VDD=3.3 V ±10%**, Ambient temperature -40 to +85° C, unless stated otherwise

| Symbol           | Parameter                     | Conditions               | Min. | Typ. | Max. | Units |
|------------------|-------------------------------|--------------------------|------|------|------|-------|
| F <sub>OUT</sub> | Output Frequency              |                          | 0    |      | 200  | MHz   |
| t <sub>OR</sub>  | Output Rise Time              | 20% TO 80%               |      | 1.0  | 1.5  | ns    |
| t <sub>OF</sub>  | Output Fall Time              | 20% TO 80%               |      | 1.0  | 1.5  | ns    |
| T <sub>PD</sub>  | Propagation Delay (Note1)     |                          | 0.8  | 1.0  | 1.5  | ns    |
| T <sub>SK</sub>  | Output to Output Skew (Note2) | Rising edges at VDD/2    |      | 0    | ±250 | ps    |
| J <sub>ADD</sub> | Additive Jitter               | @156.25MHz, 12k to 20MHz |      | 0.05 |      | ps    |


Notes:

1. With rail to rail input clock
2. Between any 2 outputs with equal loading.

## THERMAL CHARACTERISTICS

| Symbol          | Parameter                              | Conditions | Min. | Typ. | Max. | Units |
|-----------------|--|------------|------|------|------|-------|
| θ <sub>JA</sub> | Thermal Resistance Junction to Ambient | Still air  |      | 157  |      | °C/W  |
| θ <sub>JC</sub> | Thermal Resistance Junction to Case    |            |      | 42   |      | °C/W  |

**Phase Noise Plot**



**Application information**

**Suggest for Unused Inputs and Outputs**

**LVC MOS Input Control Pins**

It is suggested to add pull-up=4.7k and pull-down=1k for LVC-MOS pins even though they have internal pull-up/down but with much higher value (>=50k) for higher design reliability.


**Outputs**

All unused outputs are suggested to be left open and not connected to any trace. This can lower the IC power consumption.

**Power Decoupling & Routing**

**VDD Pin Decoupling**


Each VDD pin must have a 0.1uF decoupling capacitor. For better decoupling, 1uF can be used. Locating the decoupling capacitor on the component side has better decoupling filter result as shown.



Placement of Decoupling caps

**CMOS Clock Trace Routing**


Please ensure that there is a sufficient keep-out area to the adjacent trace (>20mil.). In an example using a 125MHz XO driving a buffer IC, it is better to route the clock trace on the component side with a 33 ohm termination resistor.



**CMOS Output Termination**


**Popular CMOS Output Termination**

The most popular CMOS termination is a serial resistor close to the output pin (<=200mil). It is simple and balances the drive strength. The resistor's value can be fine tuned for best performance during board bring-up based on VDDO voltage used.



**Combining Serial and Parallel Termination**

Designers can also use a parallel termination for CMOS outputs. For example, a 50 ohm pull-down resistor can be used at the Rx side to reduce signal reflection, but it reduces the signals V\_swing in half. This pull-down can be combined with a serial resistor to form a smaller clock voltage difference. The following diagram shows how to transition a 2.5V clock into 1.8V clock.



Rs = 33 ohm with Rn = 100 ohm, to transition 3.3V CMOS to 2.5V

Rs = 43 ohm with Rn = 70 ohm to transition 3.3V CMOS to 1.8V



### Clock Jitter Definitions

#### Total jitter= RJ + DJ


Random Jitter (RJ) is unpredictable and unbounded timing noise that can fit in a Gaussian math distribution in RMS. RJ test values are directly related with how long or how many test samples are available. Deterministic Jitter (DJ) is timing jitter that is predictable and periodic in fixed interference frequency. Total Jitter (TJ) is the combination of random jitter and deterministic jitter:  $TJ = \sqrt{RJ^2 + DJ^2}$ , where  $K$  is a factor based on total test sample count. JEDEC std. specifies digital clock TJ in 10k random samples.

### Phase Jitter

Phase noise is short-term random noise attached on the clock carrier and it is a function of the clock offset from the carrier, for example dBc/Hz@10kHz which is phase noise power in 1-Hz normalized bandwidth vs. the carrier power @10kHz offset. Integration of phase noise in plot over a given frequency band yields RMS phase jitter, for example, to specify phase jitter  $\leq 1$ ps at 12k to 20MHz offset band as SONET standard specification.

### Device Thermal Calculation

The JEDEC thermal model in a 4-layer PCB is shown below.



#### JEDEC IC Thermal Model

Important factors to influence device operating temperature are:

- 1) The power dissipation from the chip ( $P_{chip}$ ) is after subtracting power dissipation from external loads. Generally it can be the no-load device  $I_{dd}$
- 2) Package type and PCB stack-up structure, for example, 1oz 4 layer board. PCB with more layers and are thicker has better heat dissipation
- 3) Chassis air flow and cooling mechanism. More air flow M/s and adding heat sink on device can reduce device final die junction temperature  $T_j$

The individual device thermal calculation formula:

$$T_j = T_a + P_{chip} \times J_a$$

$$T_c = T_j - P_{chip} \times J_c$$

$J_a$  \_\_\_ Package thermal resistance from die to the ambient air in C/W unit; This data is provided in JEDEC model simulation. An air flow of 1m/s will reduce  $J_a$  (still air) by 20~30%


$J_c$  \_\_\_ Package thermal resistance from die to the package case in C/W unit

$T_j$  \_\_\_ Die junction temperature in C (industry limit <125C max.)

$T_a$  \_\_\_ Ambient air temperature in C

$T_c$  \_\_\_ Package case temperature in C

$P_{chip}$ \_\_\_ IC actually consumes power through  $I_{ee}/GND$  current



**Note:**  
 • For latest package info, please check: <http://www.pericom.com/products/packaging/mechanicals.php>

**Ordering Information**<sup>(1-3)</sup>

| Ordering Code    | Package Code | Package Description                       |
|------------------|--------------|---|
| PI6C49X0204AWIE  | W            | 8-pin, Pb-free & Green, SOIC              |
| PI6C49X0204AWIEX | W            | 8-pin, Pb-free & Green, SOIC, Tape & Reel |

- Notes:**
1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
  2. E = Pb-free and Green
  3. Adding an X suffix = Tape/Reel