# NDDL1N60Z, NDTL1N60Z

# Product Preview **N-Channel Power MOSFET 600 V, 15** Ω

# Features

- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

	•			,
Parameter	Symbol	NDD	NDT	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	600		V
Continuous Drain Current $R_{\theta JC}$ Steady State, $T_C = 25^{\circ}C$ (Note 1)	۱ <sub>D</sub>	0.8	0.3	A
Continuous Drain Current $R_{\theta JC}$ Steady State, $T_C$ = 100°C (Note 1)	Ι <sub>D</sub>	0.5	0.15	A
Pulsed Drain Current, $t_p = 10 \ \mu s$	I <sub>DM</sub>	3.2	1.0	А
Power Dissipation – $R_{\theta JC}$ Steady State, $T_C = 25^{\circ}C$	P <sub>D</sub>	25	3	W
Gate-to-Source Voltage	V <sub>GS</sub>	±30		V
Single Pulse Drain-to-Source Avalanche Energy (I <sub>PK</sub> = 1.0 A)	EAS	60		mJ
Peak Diode Recovery (Note 2)	dv/dt	4.5		V/ns
Source Current (Body Diode)	۱ <sub>S</sub>	0.5	0.3	А
Lead Temperature for Soldering Leads	ΤL	260		°C
Operating Junction and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	–55 to	+150	°C

# ABSOLUTE MAXIMUM RATINGS (T,I = 25°C unless otherwise noted)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Limited by maximum junction temperature

2.  $I_S = 1.5$  Å, di/dt  $\leq 100$  Å/ $\mu$ s,  $V_{DD} \leq BV_{DSS}$ 

# THERMAL RESISTANCE

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) NDDL1N60Z	$R_{\theta JC}$	5	°C/W
Junction-to-Ambient (Note 4) NDDL1N60Z (Note 3) NDDL1N60Z-1 (Note 4) NDTL1N60Z (Note 5) NDTL1N60Z	$R_{\thetaJA}$	50 96 62 151	°C/W

3. Insertion mounted.

4. Surface-mounted on FR4 board using 1" sq. pad size

(Cu area = 1.127" sq. [2 oz] including traces). 5. Surface-mounted on FR4 board using minimum recommended pad size (Cu area = 0.026" sq. [2 oz]).


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




# **ON Semiconductor®**

# http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX
600 V	15 Ω @ 10 V





# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

# NDDL1N60Z, NDTL1N60Z

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1	mA	600			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to 25°C, $I_D$	) = 1 mA		660		mV/°C
Drain-to-Source Leakage Current	I <sub>DSS</sub>	$V_{DS}$ = 600 V, $V_{GS}$ = 0 V	$T_J = 25^{\circ}C$			1	μA
			T <sub>J</sub> = 125°C			50	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 6)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 5$	0 μΑ	3	3.75	4.5	V
Negative Threshold Temperature Coef- ficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.0		mV/°C
Static Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0	).2 A		13	15	Ω
Forward Transconductance	<b>g</b> fs	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 0	0.2 A		0.5		S
CHARGES, CAPACITANCES & GATE RE	ESISTANCES						
Input Capacitance (Note 7)	C <sub>iss</sub>	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz			94		pF
Output Capacitance (Note 7)	C <sub>oss</sub>				18		1
Reverse Transfer Capacitance (Note 7)	C <sub>rss</sub>				3		
Total Gate Charge (Note 7)	Qg				5		nC
Gate-to-Source Charge (Note 7)	Q <sub>gs</sub>				1		
Gate-to-Drain Charge (Note 7)	Q <sub>gd</sub>	V <sub>DS</sub> = 300 V, I <sub>D</sub> = 0.4 A,	v <sub>GS</sub> = 10 v		3		1
Plateau Voltage	V <sub>GP</sub>	1			6		V
Gate Resistance	Rg				TBD		Ω
SWITCHING CHARACTERISTICS (Note	8)						
Turn-on Delay Time	t <sub>d(on)</sub>				6		ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 300 V, I <sub>D</sub> = 0.4 A, V <sub>GS</sub> = 10 V, R <sub>G</sub> = 0 Ω			5		1
Turn-off Delay Time	t <sub>d(off)</sub>				13		1
Fall Time	t <sub>f</sub>				25		
DRAIN-SOURCE DIODE CHARACTERIS	STICS						
Diode Forward Voltage	V <sub>SD</sub>		$T_J = 25^{\circ}C$		0.8	1.6	V
		$I_{\rm S} = 0.4 \text{ A}, V_{\rm GS} = 0 \text{ V}$ $T_{\rm J} = 125^{\circ}\text{C}$			0.6		1
Reverse Recovery Time	t <sub>rr</sub>	1			140	İ	ns
Charge Time	ta	$V_{GS}$ = 0 V, $V_{DD}$ = 30 V $I_{S}$ = 0.8 A, $d_{i}/d_{t}$ = 100 A/µs			25	İ	1
Discharge Time	t <sub>b</sub>				115	İ	1

#### 25°C unless otherwise noted)

Reverse Recovery Charge 6. Pulse Width  $\leq$  300  $\mu s,$  Duty Cycle  $\leq$  2%.

Guaranteed by design.
 Switching characteristics are independent of operating junction temperatures.

Q<sub>rr</sub>

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NDDL1N60Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDDL1N60ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape & Reel
NDTL1N60ZT1G	SOT-223 (Pb-Free, Halogen-Free)	1000 / Tape & Reel


220

nC

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE N




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH.

	М	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.50	1.63	1.75	0.060	0.064	0.068	
A1	0.02	0.06	0.10	0.001	0.002	0.004	
b	0.60	0.75	0.89	0.024	0.030	0.035	
b1	2.90	3.06	3.20	0.115	0.121	0.126	
С	0.24	0.29	0.35	0.009	0.012	0.014	
D	6.30	6.50	6.70	0.249	0.256	0.263	
Е	3.30	3.50	3.70	0.130	0.138	0.145	
е	2.20	2.30	2.40	0.087	0.091	0.094	
e1	0.85	0.94	1.05	0.033	0.037	0.041	
L	0.20			0.008			
L1	1.50	1.75	2.00	0.060	0.069	0.078	
HE	6.70	7.00	7.30	0.264	0.276	0.287	
θ	0°	_	10°	0°	_	10°	




Style 3: Pin 1. gate 2. drain 3. source 4. drain

# SOLDERING FOOTPRINT



# NDDL1N60Z, NDTL1N60Z

# PACKAGE DIMENSIONS



IPAK CASE 369D ISSUE C

¥


z

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
в	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	BSC	2.29	BSC	
н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
к	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
v	0.035	0.050	0.89	1.27	
Z	0.155		3.93		
STYLE 2:					


PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

### PACKAGE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: INCHES.
- CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- 4. DIMENSIONS D3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- OUTERMOST EXTREMES OF THE PLASTIC BOD' 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74	REF	
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		



SCALE 3:1 (mm inches

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components instended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized applicable copyright as medianal second with such unintended or unauthorized polyreable copyright as and leage in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative