




CED14G04/CEU14G04

N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

- 40V, 125A, $R_{DS(ON)} = 3.8\text{m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 6.8\text{m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS

$T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	125	A
Drain Current-Pulsed ^a	I_{DM}	500	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	83 0.55	W W/ $^\circ\text{C}$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.8	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	$^\circ\text{C}/\text{W}$



CED14G04/CEU14G04

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 50\text{A}$		3.1	3.8	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_{\text{D}} = 40\text{A}$		4.7	6.8	$\text{m}\Omega$
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3730		pF
Output Capacitance	C_{oss}			570		pF
Reverse Transfer Capacitance	C_{rss}			360		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 20\text{V}, I_{\text{D}} = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 1.6\Omega$		21	42	ns
Turn-On Rise Time	t_r			12	24	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			83	166	ns
Turn-Off Fall Time	t_f			19	38	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 20\text{V}, I_{\text{D}} = 20\text{A}, V_{\text{GS}} = 10\text{V}$		50	65	nC
Gate-Source Charge	Q_{gs}			10		nC
Gate-Drain Charge	Q_{gd}			24		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_s				50	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_s = 50\text{A}$			1.2	V

Notes : □

a Repetitive Rating : Pulse width limited by maximum junction temperature

b.Pulse Test : Pulse Width < 300μs, Duty Cycle < 2% □

c.Guaranteed by design, not subject to production testing. □




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature



Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve