





# UM82C380 Series Page Mode

## Features

- Highly integrated 25MHz/0 wait state 80386 PC/AT compatible
- 32-bit memory bus interface
- Slow DRAM 100/80 ns at 20/25 MHz 0 wait state operation
- Supports 1M/256K SIM module
- On-board memory up to 12MBytes, extendable to 32MBytes using add-on card
- Shadow RAM for system BIOS
- 8 MHz I/O bus timing
- Supports 80287/80387/3167 Math-coprocessor
- EMS 4.0 interface through software emulation
- DOS/OS2/XENIX/UNIX operation
- Commercially available BIOS (Phoenix/Award/AMI) applicable
- Supports page mode operation

## Pin Configurations







# UM82C380 Series INTEL Cache Mode

## Features

- Highly integrated 25MHz/0 wait state 80386 PC/AT compatible
- Supports INTEL 82385 Cache Controllers
- Easy Page/Cache mode interchange on motherboard
- 32-bit memory bus interface
- Slow DRAM 100/120 ns at 25/20 MHz 0 wait state operation
- Supports 1M/256K SIM module
- On-board memory up to 12MBytes, extendable to 32MBytes using add-on card
- Shadow RAM for system BIOS
- 8 MHz I/O bus timing
- Supports 80287/80387/3167 Math-coprocessors
- EMS 4.0 interface through software emulation
- DOS/OS2/XENIX/UNIX operation
- Commercially available BIOS (Phoenix/Award/AMI) applicable

## Pin Configurations



# UM82C380 Series AUSTEK Cache Mode

## Features

- Highly integrated 25MHz/0 wait state 80386 PC/AT compatible
- Supports UM82152 Cache Controllers (A38152)\*
- Easy Page/Cache mode interchange on motherboard
- 32-bit memory bus interface
- Slow DRAM 100/120 ns at 25/20 MHz 0 wait state operation
- Supports 1M/256K SIM module
- On-board memory up to 12MBytes, extendable to

- 32MBytes using add-on card
- Shadow RAM for system BIOS
- 8 MHz I/O bus timing
- Supports 80287/80387/3167 Math-coprocessor
- EMS 4.0 interface through software emulation
- DOS/OS2/XENIX/UNIX operation
- Commercially available BIOS (Phoenix/Award/AMI) applicable

\*A38152 is AUSTEK's cache controller for 25 MHz 386 AT system.  
Copyright © 1987 AUSTEK Microsystems. All rights reserved.

## Pin Configurations

