


**Power MOS Field-Effect Transistors**  
**2N6802**

**N-CHANNEL ENHANCEMENT MODE**


**N-Channel Enhancement-Mode**  
**Power MOS Field-Effect Transistor**

3.5A, 500V  
 $r_{DS(on)} = 1.5\Omega$



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-205AF

**MAXIMUM RATINGS, Absolute-Maximum Values ( $T_C = 25^\circ C$ ):**

*DRAIN-SOURCE VOLTAGE, $V_{DS}$	500V
*DRAIN-GATE VOLTAGE ( $R_{GS} = 20 K\Omega$ ), $V_{DGR}$	500V
*GATE-SOURCE VOLTAGE, $V_{GS}$	$\pm 20V$
*DRAIN CURRENT:	
RMS Continuous, $I_D$	
At $T_C = 25^\circ C$	3.5A
At $T_C = 100^\circ C$	1.5A
Pulsed, $I_{DM}$	11A
*SOURCE CURRENT:	
Continuous, $I_S$	2.5A
Pulsed, $I_{SM}$	11A
*POWER DISSIPATION, $P_T$ :	
At $T_C = 25^\circ C$	25W
Above $T_C = 25^\circ C$	Derate linearly 0.20 W/ $^\circ C$
INDUCTIVE CURRENT, Clamped ( $L = 100\mu H$ ), $I_{LM}$	11A
*OPERATING AND STORAGE TEMPERATURE, $T_J, T_{STG}$	$-55$ to $+150^\circ C$
*LEAD TEMPERATURE, $T_L$ :	
At distances 0.063 in. (1.6 mm) from seating plane for 10 s max.	300 $^\circ C$

\*In accordance with JEDEC registration data.

**Electrical Characteristics @  $T_C = 25^\circ C$  (Unless Otherwise Specified)**


Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain-Source Breakdown Voltage	500*	—	—	V	$V_{GS} = 0V, I_D = 0.25 mA$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 0.5 mA$
$I_{GSS}$ Gate-Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
$I_{GSR}$ Gate-Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu A$	$V_{DS} = 500V, V_{GS} = 0V$
$V_{GS(on)}$ On-State Voltage <sup>a</sup>	—	—	1000*	$\mu A$	$V_{DS} = 400V, V_{GS} = 0V, T_C = 125^\circ C$
$R_{DS(on)}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	1.3	3.75*	$\Omega$	$V_{GS} = 10V, I_D = 2.5A$
			1.5*	$\Omega$	$V_{GS} = 10V, I_D = 1.5A, T_A = 25^\circ C$
$V_{SD}$ Diode Forward Voltage <sup>a</sup>	—	—	3.5*	V	$V_{GS} = 10V, I_D = 1.5A, T_A = 125^\circ C$
$g_{fs}$ Forward Transconductance <sup>a</sup>	0.70*	—	1.4*	S	$T_C = 25^\circ C, I_S = 2.5A, V_{GS} = 0V$
$C_{iss}$ Input Capacitance	1.5*	2.5	4.5*	pF	$V_{DS} = 5V, I_D = 1.5A$
$C_{oss}$ Output Capacitance	350*	600	900*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0 MHz$
$C_{rsw}$ Reverse Transfer Capacitance	25*	100	200*	pF	See Fig. 10
$t_{turn-on}$ Turn-On Delay Time	15*	30	60*	pF	
$t_r$ Rise Time	—	—	30*	ns	$V_{DD} = 225V, I_D = 1.5A, Z_\theta = 600$
$t_{fall}$ Turn-Off Delay Time	—	—	30*	ns	See Fig. 15
$t_f$ Fall Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_{sw}$ Switching Time	—	—	30*	ns	
$SOA_{DC}$ Self-Operating Area	25	—	—	W	$V_{DS} = 200V, I_D = 125 mA$ , See Fig. 16.
	25	—	—	W	$V_{DS} = 10V, I_D = 2.5A$ , See Fig. 16.

**Thermal Resistance**

$R_{\theta(j-c)}$ Junction-to-Case	—	—	5.0*	$^\circ C/W$
$R_{\theta(j-a)}$ Junction-to-Ambient	—	—	175	$^\circ C/W$ Free Air Operation

**Source-Drain Diode Switching Characteristics (Typical)**

$t_{rr}$ Reverse Recovery Time	800	ns	$T_J = 150^\circ C, I_F = 2.5A, di/dt = 100A/\mu s$
$Q_{rr}$ Reverse Recovered Charge	4.6	$\mu C$	$T_J = 150^\circ C, I_F = 2.5A, di/dt = 100A/\mu s$
$t_{on}$ Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		



**Quality Semi-Conductors**