

FEATURES

- 72-pin industry standard four-byte single-in-line memory module
- JEDEC compliant: 21-C, Fig. 4-18 A,B, Fig. 4-6 (Release 6); No.95 MO-116
- Supports 90°, 40° and 22.5° connectors
- High performance, CMOS
- Single 5V ± 10% power supply
- TTL-compatible inputs and outputs
- EXTENDED DATA OUT (EDO) MODE access cycle
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS, HIDDEN
- Refresh: 1024 refresh cycles every 16 ms
- Dimensions: 4.25" (length) x 1.00" (height) x 0.208" (max thickness)

PERFORMANCE RANGE


		Rating				
SYMBOL	PARAMETER	60 ns	70 ns			
t _{RAC}	RAS Access Time	60 ns (max)	70 ns (max)			
t _{CAC}	CAS Access Time	17 ns (max)	25 ns (max)			
t _{AA}	Access Time from Column Address	30 ns (max)	35 ns (max)			
t _{RC}	Random Read or Write Cycle Time	104 ns (min)	124 ns (min)			
t _{HPC}	EDO Mode Cycle Time	30 ns (min)	35 ns (min)			

ORDERING INFORMATION

DESCRIPTION	PART NUMBER	ENGINEERING DESCRIPTOR
1M x 32, 60 ns, Gold Tabs, SOJ	20020C	CL001E01325B0DJ-60
1M x 32, 60 ns, Gold Tabs, TSOP	20577C	CL001E01325B0DT-60
1M x 32, 60 ns, Tin-Lead Tabs, SOJ	6208C	CL001D01325B0DJ-60
1M x 32, 60 ns, Tin-Lead Tabs, TSOP	20578C	CL001D01325B0DT-60
1M x 32, 70 ns, Gold Tabs, SOJ	5857C	CL001E01325B0DJ-70
1M x 32, 70 ns, Gold Tabs, TSOP	20579C	CL001E01325B0DT-70
1M x 32, 70 ns, Tin-Lead Tabs, SOJ	5855C	CL001D01325B0DJ-70
1M x 32, 70 ns, Tin-Lead Tabs, TSOP	20580C	CL001D01325B0DT-70
1M x 32, 60 ns, Gold Tabs, SOJ	20104C	CL001E01325B0EJ-60
1M x 32, 60 ns, Tin-Lead Tabs, SOJ	20037C	CL001D01325B0EJ-60
1M x 32, 70 ns, Gold Tabs, SOJ	20106C	CL001E01325B0EJ-70
1M x 32, 70 ns, Tin-Lead Tabs, SOJ	20107C	CL001D01325B0EJ-70



CARD OUTLINE



GENERAL DESCRIPTION

The 1M x 32 SIMM uses EDO dynamic RAM devices and is designed for use as a general-purpose 4-byte wide memory assembly with 8 data bits per byte. The SIMM is populated with eight 1M x 4 DRAMs.

Presence Detect (PD) bits provide information about SIMM density, addressing, performance and features. During Read or Write Cycles, each byte may be uniquely addressed via 20 address bits, with the first ten bits (A0~A9) latched on RAS and the latter ten bits (A0~A9) latched on CAS. READ or WRITE cycles are selected with the WE input, with a logic low indicating a WRITE cycle and a logic HIGH indicating a READ cycle. During a WRITE cycle, data-in is latched by the falling edge of WE or CAS, whichever occurs last.

EXTENDED DATA OUT (EDO) MODE operation allows for faster READs or WRITEs within a row-address-defined page boundary. EDO MODE is an enhanced FAST PAGE MODE method of operation. Because data output time is extended, the CAS cycle can be shorter than it is for FAST PAGE MODE. This allows for a reduction in READ or WRITE cycle time. An EDO MODE cycle is initiated with RAS followed by CAS, then strobing CAS to latch different column addresses while holding RAS LOW.

Returning RAS and CAS high terminates a memory cycle and returns the DRAMs to a reduced-current STANDBY state.

Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS refresh cycle (RAS-ONLY, CBR, or HIDDEN) so that all 1024 combinations of RAS addresses (A0~A9) are executed at least every 16 ms. The CBR refresh and HIDDEN refresh cycles will invoke the on-chip refresh address counters for automatic RAS addressing.



PIN DESCRIPTION

RASO,RAS2	Row Address Strobe
CASO~CAS3	Column Address Strobe
WE	Write Enable
A0~A9	Address Inputs
DQ0~7,DQ9~16, DQ18~25,DQ27~34	Data In/Out
VCC	Power (+5.0V)
VSS	Ground
NC	No Connection
PD1~4	Presence Detects

PRESENCE DETECT


DIM CYMPOL	CONFIGU	JRATION
PIN SYMBOL	60 ns	70 ns
PD1	VSS	VSS
PD2	VSS	VSS
PD3	NC	VSS
PD4	NC	NC



PIN CONFIGURATION

w 1000 A 100 A	Name	le .			Merre "		The second second	le:	Name :		Name
•		100000000000000000000000000000000000000				_	Constant Constant		The second secon	200000000	
1	vss	13	A1	25	DQ24	37	NC	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ27	62	DQ33
3	DQ18	15	АЗ	27	DQ25	39	vss	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CASO	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAST	55	DQ12	67	PD1
8	DQ3	20	DQ4	32	A9	44	RASO	56	DQ30	68	PD2
9	DQ21	21	DQ22	33	NC	45	NC	57	DQ13	69	PD3
10	vcc	22	DQ5	34	RAS2	46	NC	58	DQ31	70	PD4
11	NC	23	DQ23	35	NC	47	WE	59	vcc	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ32	72	vss







TRUTH TABLE

FUNCTION		HAS .	CXS:	WE	ROW AUGH	COL Apun	DATA INOUT
Standby		Н	H→X	X	X	Х	Hi-Z
Read		L	L	Н	ROW	COL	Valid D _{out}
Early-Write		L	L	L	ROW	COL	Valid D _{IN}
EDO Mode-Read	1st Cycle	L	H→L	Н	ROW	COL	Valid D _{оит}
EDO Mode-Read	2nd Cycle	L	H→L	Н	N/A	COL	Valid D _{out}
EDO Mode-Read	1st Cycle	L	H→L	L	ROW	COL	Valid D _{ουτ}
(WE Control)	2nd Cycle	L	H→L	H⊸L→H	N/A	COL	Valid D _{ουτ}
EDO Mode-Write	1st Cycle	L	H⊸L	L	ROW	COL	Valid D _{IN}
EDO Mode-write	2nd Cycle	L	H→L	L	N/A	COL	Valid D _{in}
RAS-Only Refresh		L	Н	x	ROW	N/A	Hi-Z
Read		L⊸H→L	L	Н	ROW	COL	Valid D _{out}
Hidden Refresh	Write	L→H→L	L	L	ROW	COL	Valid D _{IN}
CAS-Before-RAS Refresh		H→L	L	Н	Х	X	Hi-Z

X:"H" or "L" D_{IN}:Data In D_{OUT}:Data Out Hi-Z:High Impedance N/A:Not Applicable

ABSOLUTE MAXIMUM RATINGS (Note 1,22)

SYMB	PARAMETER	RATING	DATE:	NOTES
V_{cc}	Power Supply Voltage	-1.0 to 7.0	V	2
V _{IN}	Voltage on any Pin Polative to V	-1.0 to 7.0	٧	2
V _{out}	Voltage on any Pin Relative to V _{ss}	-1.0 to 7.0	٧	2
T _{opr}	Operating Temperature	0 to 70	လွ	
T _{stg}	Storage Temperature	-55 to 125	°C	
P _D	Power Dissipation	8.0	W	17,31
los	Short Circuit Output Current	50	mA	17



RECOMMENDED OPERATING CONDITIONS (T_A= 0 to 70 °C) (Note 2)

SYMB	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V _{cc}	Supply Voltage	4.5	5.0	5.5	V	
V _{ss}	Ground	0	0	0	٧	
V _{iH}	Input High Voltage	2.4	-	V _{cc} +1.0	V	22
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	22

T_A: Ambient temperature

CAPACITANCE (f = 1 MHz; $T_A = 25$ °C) (Note 22)

SYMB	PARAMETER'	MAX.	UNITS	NOTES
C ₁₁	Input Capacitance (A0-A9)	40	pF	
C _{I2}	Input Capacitance (RASO,RAS2)	28	pF	
C ^{I3}	Input Capacitance (CASO~CAS3)	14	pF	
C _{I4}	Input Capacitance (WE)	56	pF	
C _{o1}	Output Capacitance (Data In/Out)	7	pF	

T_A: Ambient temperature



DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) (Note 18,22)

SYMBO	L PARAMETER		Sig. 227.	4004	HAX.	NOTES
I _{CC1}		OPERATING CURRENT: Average Power Supply Operating Current (RAS, CAS, Address Cycling@t _{RC} =			880	3,4,5,6,16
	$t_{RC(min)}, V_{CC} = V_{CC (max)})(mA)$		70 ns	. •	800	
I _{CC2}	STANDBY CURRENT (TTL): Power Supply Standby Current (RAS=CAS=Vcc, Data out is disabled (Hi-Z), all other inputs =Vcc, V _{CC} =V _{CC (max)}) (mA)			-	16	
I _{CC3}	RAS-ONLY REFRESH CURRENT: Average Power Supply Current, RAS-Only Mode (RAS, Address Cycling, CAS=V _{IH} @t _{RC} =t _{RC(min)} , V _{CC} =V _{CC(max)}) (mA)		60 ns	-	880	3,4,5,6,16, 31
			70 ns	-	800	
I _{CC4}	EXTENDED DATA OUT MOD Power Supply Current, EDO (•	60 ns	-	1040	3,4,5,7,16
	Cycling@ $t_{PC} = t_{PC(min)}, V_{CC} = V_{CC(max)}$ (mA)		70 ns	-	960	
I _{ccs}	STANDBY CURRENT (CMOS Current (RAS=CAS=V _{CC} -0.2V (Hi-Z),V _{CC} = V _{CC(max)}) (mA)	Don't Care	_	8		
I _{CC6}	CAS-BEFORE-RAS, REFRE		60 ns	-	880	3,4,5,6,16, 31
	(RAS, CAS Cycling@t _{RC} =t _{RC(mi}		70 ns	-	800	
I _{LI}	INPUT LEAKAGE CURRENT: Input Leakage	A0~A9, WE		-80	80	
	Current, any input (0≤V _{IN} ≤V _{cc} , all other pins not	RASO,RAS2		-40	40	
	under test=0V, $V_{CC=}V_{CC(max)}$) (μ A)	CASO~CAS3		-20	20	
l _{LO}	OUTPUT LEAKAGE CURRENT: (Data Out is disabled (Hi-Z), 0≤V _{OUT} ≤V _{CC})(μA)			-10	10	
V _{OH}	OUTPUT HIGH LEVEL: Output "H" Level Voltage (I _{OUT} =-5mA) (V)			2.4		2
V _{OL}	OUTPUT LOW LEVEL: Output(V)	ut "L" Level Voltage (I _{out} =+	4.2mA)	•	0.4	2



AC CHARACTERISTICS

READ, WRITE, AND REFRESH CYCLES (COMMON PARAMETERS)

(Recommended operating conditions unless otherwise noted.) (Note 8,18)

SYMBOL	DARAMETER	60	ns	70	ns	I
	PARAMETER	MIN.	MAX.	MIN.	MAX.	NOTES
t _{ac}	Random READ or WRITE Cycle Time (ns)	104	-	124	-	
t _{RP}	RAS Precharge Time (ns)	40	-	50	-	
t _{CP}	CAS Precharge Time (ns)	10	-	13	-	
t _{nas}	RAS Pulse Width (ns)	60	10000	70	10000	23
t _{cas}	CAS Pulse Width (ns)	13	10000	15	10000	23
t _{asr}	Row Address Setup Time (ns)	0	-	0	-	22
t _{RAH}	Row Address Hold Time (ns)	10	-	10	-	
t _{ASC}	Column Address Setup Time (ns)	0	_	0	-	22
t _{cah}	Column Address Hold Time (ns)	15	-	15	-	22
t _{RCD}	RAS to CAS Delay Time (ns)	20	43	20	50	10
t _{RAD}	RAS to Col. Address Delay Time (ns)	15	30	15	35	15,23
t _{rsh}	RAS Hold Time (ns)	15	-	20	-	22
t _{csн}	CAS Hold Time (ns)	60	-	70	-	
t _{CRP}	CAS to RAS Precharge Time (ns)	10	-	10	-	22
t _{RPC}	RAS Precharge to CAS hold Time (ns)	10	-	10	-	22
t _T	Transition Time (Rise and Fall) (ns)	2	50	2	50	22
t _{ar}	Column Address Hold Time Referenced to	45	-	52	-	22



READ CYCLES (Note 8,18)

SYMBOL	PARAMETER	80	NOTES			
O I NICOL	and the state of t		100	ton.	S.	70.00
t _{RAC}	Access Time from RAS (ns)	-	60		70	9,10,15,30
t _{CAC}	Access Time from CAS (ns)		17	-	25	9,10,30
t _{AA}	Access Time from Address (ns)	-	30	-	35	9,15,30
t _{RCS}	Read Command Setup Time (ns)	0	-	0	-	22
t _{RCH}	Read Command Hold Time to CAS (ns)	0	-	0	-	14,22
t _{RRH}	Read Command Hold Time to RAS (ns)	10	-	10	-	14,22
t _{RAL}	Column Address to RAS Lead Time(ns)	30	-	35	-	22
t _{CLZ}	CAS to Output in Low-Z (ns)	0	-	0	~	9,22
t _{DZC}	Data to CAS Low Delay Time (ns)	0	-	0	•	28

WRITE CYCLES (Note 8,18)

William	TOLLS (Note 0, 10)	RA)	20	70	na	
SYMBOL	PARAMETER		GASE.		MAX.	NOTES
t _{wcs}	Write Command Set Up Time (ns)	0	-	0	-	13
t _{wch}	Write Command Hold Time (ns)	10	-	15	-	
t _{wP}	Write Command Pulse Width (ns)	10	-	15	-	22
t _{RWL}	Write Command to RAS Lead Time (ns)	15	-	20	-	22
t _{cwL}	Write Command to CAS Lead Time (ns)	15	-	20	-	22
t _{DS}	D _{IN} Setup Time (ns)	0	-	0	-	25
t _{DH}	D _{IN} Hold Time (ns)	10	-	15	-	22,25
t _{wcn}	Write Command Hold Time Referenced to	45	_	52	-	
t _{DHR}	Data in Hold Time Referenced to RAS (ns)	45	_	52		22



EXTENDED DATA OUT MODE CYCLES (Note 8,9,18)

SYMBOL	PARAMETER	60 ns		70 ns		Tuo-rea
		MIN.	MAX.	MIN.	MAX.	HOTES
t _{HPC}	EDO Mode Cycle Time (ns)	30	-	35	-	22
t _{rasp}	EDO Mode RAS Pulse Width (ns)	60	100000	70	100000	
t _{HCAS}	EDO MODE CAS Pulse Width (ns)	13	10000	15	10000	22
t _{CPRH}	RAS Hold Time from CAS Precharge (ns)	35	-	40	-	22
t _{CPA}	Access Time from CAS Precharge (ns)	-	35	-	40	21,22,30
t _{wez}	EDO Mode Write Command Pulse Width (ns)	10	-	15	-	22
t _{DOH}	D _{out} Hold Time (ns)	3	-	3	-	22
t _{whz}	Output Buffer Turn-Off Delay from WE (ns)	3	-	3	-	12,22
t _{CPW}	WE Delay Time From CAS Precharge (ns)	54	-	64	-	

REFRESH CYCLE (Note 8,18)

SYMBOL	PARAMETER	60 ns		70 ns		luozeo
		MIN.	MAX.	MIN.	MAX.	NOTES
t _{CHR}	CAS Hold Time (CAS-before-RAS Refresh	15	-	15	-	22
t _{csn}	CAS Setup Time (CAS-before-RAS Refresh	10	-	10	-	
t _{wr}	WE Setup Time (CAS-before-RAS Refresh	10	-	10	-	22
t _{wan}	WE Hold Time (CAS-before-RAS Refresh	10	-	10	-	22
t _{REF}	Refresh Period (1024 cycles) (ms)	-	16	-	16	



NOTES

- Permanent damage to the device may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional
 operation should be restricted to the conditions as detailed in this data sheet. Exposure to absolute maximum
 rating conditions for extended periods may affect reliability.
- All voltages referenced to V_{ss}.
- I_{cc} is specified as an average current.
- 4. This parameter depends on output loading and/or cycle rates.
- 5. Specified values are obtained with the output open.
- Address can be changed a maximum of once while RAS=V_{it}.
- 7. Address can be changed a maximum of once while CAS=V_{IH}.
- 8. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition time (t_T) is measured between $V_{IH(min)}$ and $V_{IL(max)}$, and is assumed to be 2ns for all inputs. All input signals must transit between V_{IH} and V_{IL} (or V_{IL} and V_{IH}) without slope reversal.
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. Operation within the $t_{RCD(max)}$ limit ensures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD(max)}$ limit, then access time is controlled exclusively by t_{CAC} .
- 11. Assumes that $t_{RCD} \ge t_{RCD(max)}$, $t_{RAD} \le t_{RAD(max)}$.
- 12. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 13. This is a non-restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t_{wcs} ≥ t_{wcs(min)} the cycle is an early write cycle and the data out pins will remain high impedance (open circuit) for the duration of the cycle. If the above condition is not satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 15. Operation within the t_{RAD(max)} limit ensures that t_{RAC(max)} can be met. t_{RAD(max)} is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled exclusively by t_{AA}.
- Specified values are obtained with minimum cycle time.
- 17. Specified values are obtained with $T_A = 25$ °C.

Page: 13 of 14



- 18. An initial pause of 200µs is required after power-up followed by a minimum of eight initialization cycles (any 8 CAS-before-RAS or RAS-only Refresh cycles with WE high) before proper device operation is assured. Also, any 8 CAS-before-RAS or RAS-only Refresh cycles with WE high are required after prolonged periods (greater than t_{REF}) of RAS inactivity before proper device operation is assured.
- 19. Measured with a load equivalent to 50pF and 500 ohms.
- 20. Write cycle is applicable instead of read cycle. Timing requirements for RAS, CAS and Address are the same for Hidden Refresh Write Cycle as that shown for Hidden Refresh Read Cycle. WE, D_{IN} and D_{OUT} for Hidden Refresh Write Cycle are the same as for Write Cycle.
- 21. t_{CPA} is access time from \overline{CAS} precharge (that is caused by changing \overline{CAS} from "L" to "H"). Therefore, if t_{CP} is long, then t_{CPA} is longer than $t_{CPA(max)}$.
- 22. Calculated based on data supplied by the DRAM manufacturer(s).
- 23. Maximum value is calculated based on data supplied by the DRAM manufacturer(s).
- 24. Minimum value is calculated based on data supplied by the DRAM manufacturer(s).
- 25. This parameter is referenced to the CAS leading edge in Early Write cycles and to the WE leading edge in Read-Modify-Write cycles.
- **26.** $V_{IN} = 0$ Volt.
- 27. Either t_{CDD} or t_{ODD} must be satisfied.
- 28. Either t_{DZC} or t_{DZO} must be satisfied.
- 29. t_{BASP(MIN)} is specified as two cycles of CAS input are performed.
- 30. The access time is limited by all four parameters t_{RAC} , t_{CAC} , t_{AA} , t_{CPA} .
- 31. This assumes all RAS (and all CAS for CBR refresh) are active



For Timing Diagrams see "EDO Timing Diagrams" (Document No. 20431C).

Available from fax-on-demand and Website: http://www.celestica.com/memory/

Celestica Inc. 1996 Contact Information For further information on this product, please call:

Celestica 1-888-899-9998

The information provided is believed to be accurate and reliable. Celestica reserves the right to make changes to this document and to the product described without notice. No liability is assumed as a result of its use nor for any infringement on the rights of others.

TM Celestica is a trademark of Celestica, Inc.

August 13, 1996