


ILA7053N

2 x 1 W portable/mains-fed stereo power amplifier

The ILA7053N is an integrated class-B stereo power amplifier in a 16-lead dual-in-line (DIL) plastic package. The device, consisting of two BTL amplifiers, is primarily developed for portable audio applications but may also be used in mains-fed applications.

- No external components
- No switch-ON/OFF clicks
- Good overall stability
- Low power consumption
- Short-circuit-proof



QUICK REFERENCE DATA

PARAMETER	CONDITIONS	SYMBOL	MIN.	MAX.	UNIT
Supply voltage range		V_P	3	18	V
Total quiescent current	$R_L = \infty$	I_{tot}	-	16	mA
Output power	$R_L = 8 \Omega$, $V_P = 6 \text{ V}$, THD = 10%	P_O	-	1	W
Internal voltage gain	$R_L = 8 \Omega$, $V_P = 6 \text{ V}$	G_V	38	40	dB
Total harmonic distortion	$P_O = 0.1 \text{ W}$, $R_L = 8 \Omega$, $V_P = 6 \text{ V}$	THD	-	1.0	%

PINNING

Pin №	Symbol	Description	Pin №	Symbol	Description
01	SGND1	signal ground 1	09	OUT2A	output 2 (positive)
02	IN1	input 1	10	GND2	power ground 2
03	n.c.	not connected	11	n.c.	not connected
04	n.c.	not connected	12	OUT2B	output 2 (negative)
05	V_P	supply voltage	13	OUT1B	output 1 (negative)
06	IN2	input 2	14	GND1	power ground 1
07	SGND2	signal ground 2	15	n.c.	not connected
08	n.c.	not connected	16	OUT1A	output 1 (positive)

Note

The information contained within the parentheses refer to the polarity of the loudspeaker terminal to which the output must be connected.

FUNCTIONAL DESCRIPTION

The ILA7053N is a stereo output amplifier, with an internal gain of 39 dB, which is primarily for use in portable audio applications but may also be used in mains-fed applications. The current trends in portable audio application design is to reduce the number of batteries which results in a reduction of output power when using conventional output stages.

The ILA7053N overcomes this problem by using the Bridge-Tied-Load (BTL) principle and is capable of delivering 1.2 W into an 8Ω load ($V_P = 6 \text{ V}$). The load can be short-circuited under all input conditions.







Fig.1 Block diagram, test and application circuit diagram

RATINGS

Limiting values in accordance with the Absolute Maximum System

PARAMETER	CONDITIONS	SYMBOL	MIN.	MAX.	UNIT
Supply voltage		V _P	-	18	V
Non-repetitive peak output current		I _{OSM}	-	1.5	A
Total power dissipation		P _{tot}	see Fig.2		
Crystal temperature		T _C	-	+150	°C
Storage temperature range		T _{STG}	-60	+150	°C

 THERMAL RESISTANCEFrom junction to ambient R_{th j-a} 60 K/W**Power dissipation**Assuming: V_P = 6 V and R_L = 8 Ω:The maximum sinewave dissipation is 1.8 W, therefore T_{amb(max.)} = 150 - (60 x 1.8) = 42°C.

**Fig.2 Power derating curve****CHARACTERISTICS**

V_P = 6 V; R_L = 8 W; T_{amb} = 25°C; unless otherwise specified; measured from test circuit, Fig.2.

PARAMETER	CONDITIONS	SYMBOL	MIN.	MAX.	UNIT
Supply voltage range		V _P	3	18	V
Total quiescent current	R _L = ∞ ; note 1	I _{tot}	-	16	mA
Input bias current		I _{bias}	-	300	nA
Supply voltage ripple rejection	note 2	SVRR	40	-	dB
Input impedance		Z _I	100 (type)		k Ω
DC output offset voltage	note 3	ΔV_{13-16}	-	100	mV
		ΔV_{12-9}	-	100	mV
Noise output voltage (RMS value)	note 4	V _{no(rms)}	-	300	μ V
	note 5	V _{no(rms)}	60 (type)		μ V
Output power	THD = 10%	P _O	0.8		W
Total harmonic distortion	P _O = 0.1 W	THD	-	1.0	%
Internal voltage gain		G _V	38	40	dB
Channel balance		ΔG_V	-	1	dB
Channel separation	note 3	α	40	-	dB
Frequency response	R _L = 8 Ω , V _P = 6 V	f	0.02 to 20 (type)		kHz

Notes to the characteristics

- With a practical load the total quiescent current depends on the offset voltage.
- Ripple rejection measured at the output with R_S = 0 Ω and f = 100 Hz to 10 kHz. The ripple voltage (200 mV) is applied to the positive supply rail.
- R_S = 5 k Ω .
- The noise output voltage (RMS value) is measured with R_S = 5 k Ω , unweighted and a bandwidth of 60 Hz to 15 kHz.
- The noise output voltage (RMS value) is measured with R_S = 0 Ω and f = 500 kHz with 5 kHz bandwidth. If R_L = 8 Ω and L_L = 200 mH the noise output current is only 100 nA.


Ip, mA

Fig.3. Output power as a function of voltage supply (V_p); THD = 10%; f = 1 kHz; T amb = 60 °C.




Fig.4. Output power as a function of voltage supply (V_p); THD = 10%; f = 1 kHz; T amb = 60 °C.





Fig.5 Total harmonic distortion as a function of output power; f = 1 kHz; T amb = 60 °C.

CHIP PAD DIAGRAM



Location of marking (mm): left lower corner $x=1.657$, $y=0.415$.

Chip thickness: 0.35 ± 0.02 mm.

PAD LOCATION

Pad No	Symbol	Location (left lower corner), mm		Pad size, mm
		X	Y	
01	SGND1	0.600	0.155	0.120 x 0.120
02	IN1	1.089	0.162	0.120 x 0.120
03	V _P	1.555	0.661	0.120 x 0.120
04	V _P	1.745	0.661	0.120 x 0.120
05	IN2	2.211	0.162	0.120 x 0.120
06	SGND2	2.700	0.155	0.120 x 0.120
07	OUT2A	3.091	1.440	0.120 x 0.120
08	GND2	2.451	1.947	0.120 x 0.120
09	OUT2B	1.811	1.440	0.120 x 0.120
10	OUT1B	1.489	1.440	0.120 x 0.120
11	GND1	0.849	1.947	0.120 x 0.120
12	OUT1A	0.209	1.440	0.120 x 0.120

Note: Pad location is given as per passivation layer

