

# AN5344FBP


## Color-Signal Correcting IC

### Overview

The AN5344FBP is a chroma signal processor IC incorporated various video-quality improving techniques.

### Features

- Flesh-tone correction : Automatic tint adjustment with respect to standard flesh tone
- CNR : Reduces color smear noise which occurs often in VCR and Laser Disk.
- CRI : Enhanced color details
- Flesh-tone brightness enhancement : Generating a brighter flesh tone
- Color limiter : Prevents red and blue saturation.



### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	$V_{CC}$	10.5	V
Supply current	$I_{CC}$	66.5	mA
Power dissipation <sup>Note 2)</sup>	$P_D$	1417	mW
Operating ambient temperature <sup>Note 1)</sup>	$T_{opr}$	-20 to +70	°C
Storage temperature <sup>Note 1)</sup>	$T_{stg}$	-55 to +150	°C


Note 1)  $T_a = 25^\circ\text{C}$  except operating ambient temperature and storage temperature.

Note 2) Allowable power dissipation of the package at  $T_a = 70^\circ\text{C}$  and mounted on the printboard.

### Recommended Operating Range ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Range
Operating supply voltage range	$V_{CC}$	8.1V to 9.9V

■ Block Diagram



ICs for TV

### ■ Electrical Characteristics (T<sub>a</sub>=25±2°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Supply current (1)	I <sub>20</sub>		24.1	34.3	44.0	mA
Supply current (2)	I <sub>21</sub>		8.40	12.0	16.5	mA
Supply current (3)	I <sub>30</sub>		4.75	6.78	9.00	mA
Supply current (4)	I <sub>31</sub>		4.68	6.69	9.00	mA
Supply current (5)	I <sub>17</sub>		10.7	15.2	21.0	mA
Pin voltage	V <sub>2</sub>		2.65	3.15	3.65	V
Pin voltage	V <sub>4</sub>		3.79	4.29	4.79	V
Pin voltage	V <sub>12</sub>		2.69	3.19	3.69	V
Pin voltage	V <sub>19</sub>		2.10	2.60	3.10	V
Pin voltage	V <sub>26</sub>		3.12	3.62	4.12	V
Pin voltage	V <sub>36</sub>		2.85	3.35	3.85	V
Pin voltage	V <sub>37</sub>		2.82	3.32	3.82	V
Pin voltage	V <sub>38</sub>		3.13	3.63	4.13	V
Pin voltage	V <sub>39</sub>		3.62	4.12	4.62	V
Pin voltage	V <sub>40</sub>		2.61	3.11	3.61	V
Pin voltage	V <sub>41</sub>		2.62	3.12	3.62	V
Pin voltage	V <sub>62</sub>		2.32	2.82	3.32	V
Input impedance	R <sub>i4</sub>	DC measurement	16.0	20.0	24.0	kΩ

#### Flesh tone Correction Circuit

Input amplitude gain control 1 (R-Y)	A <sub>C1R</sub>	Gain at V <sub>43</sub> =5V, input 1V <sub>P-P</sub>	3.92	4.90	5.88	times
Input amplitude gain control ratio 1	R <sub>C1R/B</sub>	(R-Y), (B-Y) gain ratio at V <sub>43</sub> =5V, input 1V <sub>P-P</sub>	0.88	1	1.12	times
Input amplitude gain control 2 (R-Y)	A <sub>C2R</sub>	Gain at V <sub>43</sub> =3.55V	1.55	2.08	2.39	times
Input amplitude gain control 2 (B-Y)	A <sub>C2B</sub>	Gain at V <sub>43</sub> =3.55V	1.62	2.17	2.49	times
Input amplitude gain control 3 (R-Y)	A <sub>C3R</sub>	Gain at V <sub>43</sub> =1V (Polarity inversion)	-5.88	-4.90	-3.92	times
Input amplitude gain control ratio 3	R <sub>C3R/B</sub>	(R-Y), (B-Y) gain ratio at V <sub>43</sub> =1V (Polarity inversion)	0.88	1	1.12	times
Input amplitude gain control 4 (R-Y)	A <sub>C4R</sub>	Gain at V <sub>43</sub> =2.7V (Polarity inversion)	-1.98	-1.72	-1.29	times
Input amplitude gain control 4 (B-Y)	A <sub>C4B</sub>	Gain at V <sub>43</sub> =2.7V (Polarity inversion)	-2.15	-1.87	-1.40	times
Flesh tone correction center axis	θ <sub>CC</sub>	Center axis at V <sub>41</sub> =3V	122	134	142	deg
Center axis variable width	Δθ <sub>CC</sub>	Center axis at V <sub>41</sub> =1 to 5V	41.5	56.5	74.5	deg
Flesh tone correction stop level	V <sub>CSTOP</sub>	Output level difference between 123° and 143° at V <sub>38</sub> =3.8V	179	224	269	mV
Flesh tone correction gain control	ΔV <sub>CC1</sub>	Output level difference between 123° and 143° at V <sub>37</sub> =3V	-176	-141	-106	mV
Flesh tone correction quantity (R-Y)	ΔV <sub>CCR</sub>	Output level difference between 123° and 143°	45	115	185	mV
Flesh tone correction quantity (B-Y)	ΔV <sub>CBB</sub>	Output level difference between 123° and 143°	80	150	220	mV
Flesh tone correction clamp voltage (R-Y)	V <sub>47</sub>		3.7	4.2	4.7	V
Flesh tone correction clamp voltage (B-Y)	V <sub>50</sub>		3.7	4.2	4.7	V
Sandcastle pulse slice level 1	V <sub>SCP1</sub>		3.01	3.51	4.01	V

#### Flesh tone Brightness Enhancement Circuit

APL detection voltage	V <sub>APL</sub>	Pin③ input, 0.714V <sub>O-P</sub>	1.47	1.87	2.27	V
APL detection voltage ratio	ΔV <sub>APL</sub>	Pin③ input, ratio input 0.357V <sub>O-P</sub> to input 0.714V <sub>O-P</sub>	0.14	0.34	0.54	times

**Electrical Characteristics (cont.)** ( $T_a = 25 \pm 2^\circ\text{C}$ )

Parameter	Symbol	Condition	min	typ	max	Unit
$Y_S$ threshold voltage	$V_{YSTH}$	The lowest voltage at which $Y_S$ is ON, when $V_{18}$ is increased from 0V	1.55	2.05	2.25	V
$Y_S$ characteristics	$V_{YS}$	When $V_{18} = 5V$ , $V_{19} = 4V$	3.48	3.98	4.48	V
APL bias	$V_{13}$	43k $\Omega$ between Pin⑬ to GND	7.54	8.04	8.54	V
Flesh tone brightness Enhancement maximum output	$V_{HBmax.}$	When $V_{26} = 5V$ , $V_{15}$ output level	0.49	0.68	0.76	$V_{O-P}$
Flesh tone brightness Enhancement correction ratio	$\Delta V_{HBCR}$	When $V_{26} = 3V$ , ratio to $V_{26} = 5V$	-10.67	-7.67	-4.67	dB
Flesh tone brightness Enhancement clamp voltage (R-Y)	$V_{23}$		3.68	4.18	4.68	V
Flesh tone brightness Enhancement clamp voltage (B-Y)	$V_{22}$		3.68	4.18	4.68	V

## CRI Circuit

CRI standard output (R-Y)	$V_{DER}$	Pin⑳ input, 30mV <sub>P-P</sub> 1MHz $V_2 = 3V$	0.43	0.61	0.86	$V_{P-P}$
CRI standard output (B-Y)	$V_{DEB}$	Pin⑳ input, 30mV <sub>P-P</sub> 1MHz $V_2 = 3V$	0.98	1.38	1.95	$V_{P-P}$
CRI maximum output (R-Y)	$\Delta V_{DERmax.}$	$V_2 = 5V$ Ratio to standard output	2.73	4.31	5.89	dB
CRI maximum output (B-Y)	$\Delta V_{DEBmax.}$	$V_2 = 5V$ Ratio to standard output	2.79	4.17	5.75	dB
CRI minimum output (R-Y)	$\Delta V_{DERmin.}$	$V_2 = 1V$ Ratio to standard output	—	—	-18	dB
CRI minimum output (B-Y)	$\Delta V_{DEBmin.}$	$V_2 = 1V$ Ratio to standard output	—	—	-18	dB

## TINT Circuit

Tint center	$\theta_{TC}$	Calculate from the output when Pin㉑, ㉒ input is 3V <sub>P-P</sub> , 10kHz and $V_{12}$ open.	-8	0	8	deg
Tint control max.	$\Delta \theta_{Tmax.}$	Variation quantity from $V_{12} = 4V$ tint center	-54	-39	-24	deg
Tint control min.	$\Delta \theta_{Tmin.}$	Variation quantity from $V_{12} = 2V$ tint center	62	77	92	deg

## Color Limiter Circuit

Color peak detection 1 (R-Y)	$V_{PIR}$	Pin㉑ input 1.5V <sub>O-P</sub> Pin⑤ output DC voltage	4.52	5.02	5.52	V
Color peak detection 1 (B-Y)	$V_{PIB}$	Pin㉑ input 1.5V <sub>O-P</sub> Difference voltage from R-Y	-0.4	0	0.4	V
Color peak detection 2 (R-Y)	$V_{P2R}$	Pin㉑ input 0.5V <sub>O-P</sub> Difference voltage from color peak detection 1 (R-Y)	-2.29	-1.89	-1.49	V
Color peak detection 2 (B-Y)	$V_{P2B}$	Pin㉑ input 0.5V <sub>O-P</sub> Difference voltage from color peak detection 2 (R-Y)	-0.4	0	0.4	V
Color limit level 1	$V_{L1}$	Pin㉑ input 2V <sub>O-P</sub> $V_{11}$ where Pin⑥ to GND is 22k $\Omega$	1.75	2.19	2.63	$V_{O-P}$
Color limit level 2	$V_{L2}$	Ratio to color limit level 1, when Pin⑥ to GND is 82k $\Omega$	0.55	0.76	0.92	times
Output amplitude gain control 1 (R-Y)	$A_{L1R}$	Pin㉑, ㉒ input 3V <sub>P-P</sub> at $V_7 = 5V$	0.81	1.08	1.24	times
Output amplitude gain control ratio 1	$R_{L1R/B}$	Pin㉑, ㉒ input 3V <sub>P-P</sub> (R-Y), (B-Y) gain ratio at $V_7 = 5V$	0.88	1.0	1.12	times
Output amplitude gain control 2 (R-Y)	$A_{L2R}$	At $V_7 = 3.5V$	0.28	0.36	0.43	times
Output amplitude gain control 2 (B-Y)	$A_{L2B}$	At $V_7 = 3.5V$	0.28	0.36	0.43	times
Output amplitude gain control 3 (R-Y)	$A_{L3R}$	At $V_7 = 1V$ (Polarity inversion)	-1.20	-1.04	-0.78	times
Output amplitude gain control ratio 3	$R_{L3R/B}$	At $V_7 = 1V$ (Polarity inversion) (R-Y), (B-Y) gain ratio	0.88	1.0	1.12	times
Output amplitude gain control 4 (R-Y)	$A_{L2B}$	At $V_7 = 2.5V$ (Polarity inversion)	-0.84	-0.73	-0.55	times

ICs for TV

### ■ Electrical Characteristics (cont.) (Ta=25±2°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Output amplitude gain control 4 (B-Y)	A <sub>L4B</sub>	When V <sub>7</sub> =2.5V (Polarity inversion)	-0.86	-0.75	-0.56	times
Color limit level 3	V <sub>L3</sub>	Pin③ input 0.714V <sub>O-P</sub> Ratio to limit level 1 when Pin⑥ to GND is 82kΩ	0.95	1.00	1.05	times
Color control 1 (R-Y)	A <sub>LC1R</sub>	Pin②, ③ input 3V <sub>P-P</sub> Output level at V <sub>8</sub> =3V	0.35	0.44	0.53	times
Color control 1 (B-Y)	A <sub>LC1B</sub>	Pin②, ③ input 3V <sub>P-P</sub> Output level at V <sub>8</sub> =3V	0.35	0.44	0.53	times
Color control 2 (R-Y)	A <sub>LC2R</sub>	At V <sub>8</sub> =1V, Ratio to V <sub>8</sub> =3V	—	—	-40	dB
Color control 2 (B-Y)	A <sub>LC2B</sub>	At V <sub>8</sub> =1V, Ratio to V <sub>8</sub> =3V	—	—	-40	dB
Pedestal clamp voltage	V <sub>3</sub>		3.06	3.56	4.06	V

#### CNR Circuit

CNR gain 1 (R-Y)	A <sub>N1R</sub>	V <sub>53</sub> =0V, input 3V <sub>P-P</sub> , Pin⑤ input, Pin② output	-1.5	0	1.5	dB
CNR gain ratio 1	R <sub>N1R/B</sub>	R-Y/B-Y when V <sub>53</sub> =0V, input 3V <sub>P-P</sub>	0.88	1	1.12	times
Difference adjustment gain (R-Y)	A <sub>dR</sub>	V <sub>36</sub> =3V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	-5.74	-3.46	-1.18	dB
Difference adjustment gain ratio	R <sub>dR/B</sub>	V <sub>36</sub> =3V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin⑤ output	0.74	0.95	1.10	times
Difference adjustment maximum gain (R-Y)	A <sub>dRmax</sub>	V <sub>36</sub> =5V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	1.5	3.8	6.1	dB
Difference adjustment maximum gain (B-Y)	A <sub>dBmax</sub>	V <sub>36</sub> =5V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin⑤ output	2.3	4.6	6.9	dB
K operation offset (R-Y)	V <sub>K1R</sub>	V <sub>35</sub> =9V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	—	—	-12	dB
K operation offset (B-Y)	V <sub>K1B</sub>	V <sub>35</sub> =9V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin⑤ output	—	—	-12	dB
CNR gain 2 (R-Y)	A <sub>N2R</sub>	V <sub>53</sub> =0V, input 3V <sub>P-P</sub> , Pin⑤ input, Pin④ output	-11.29	-8.29	-5.29	dB
CNR gain ratio 2	R <sub>N2R/B</sub>	R-Y, B-Y ratio when V <sub>53</sub> =0V, input 3V <sub>P-P</sub>	0.88	1	1.12	times
K operation gain 1 (R-Y)	A <sub>K1R</sub>	V <sub>34</sub> =9V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	—	—	-15	dB
K operation gain 1 (B-Y)	A <sub>K1B</sub>	V <sub>34</sub> =9V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin⑤ output	—	—	-15	dB
K operation gain 2 (R-Y)	A <sub>K2R</sub>	V <sub>34</sub> =3V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	-5.5	-3.2	-0.9	dB
K operation gain 2 (B-Y)	A <sub>K2B</sub>	V <sub>35</sub> =3V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin⑤ output	-5.3	-2.6	0	dB
Sandcastle pulse slice level 2	V <sub>scp2</sub>		1.8	2.3	2.8	V
Difference monitor amplitude	V <sub>MR</sub>	Input 3V <sub>P-P</sub> Pin⑤ input, Pin⑥ output	0.336	0.480	0.624	V <sub>P-P</sub>
K control 1 (R-Y)	A <sub>NC1R</sub>	V <sub>53</sub> =0V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin② output	—	—	-30	dB
K control 1 (B-Y)	A <sub>NC1B</sub>	V <sub>53</sub> =0V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin② output	—	—	-30	dB
K control 2 (R-Y)	A <sub>NC2R</sub>	V <sub>53</sub> =2V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin② output	-6.1	-3.8	-1.5	dB
K control 2 (B-Y)	A <sub>NC2B</sub>	V <sub>53</sub> =2V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin② output	-5.3	-3.0	-0.7	dB
K control 3 (R-Y)	A <sub>NC3R</sub>	V <sub>53</sub> =6V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin② output	0.12	2.42	4.72	dB
K control 3 (B-Y)	A <sub>NC3B</sub>	V <sub>53</sub> =6V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin② output	1.08	3.38	5.68	dB

### ■ Electrical Characteristics (cont.) (Ta=25±2°C)

Parameter	Symbol	Condition	min	typ	max	Unit
K control 4 (R-Y)	A <sub>NC4R</sub>	V <sub>53</sub> =0V, input 60mV <sub>P-P</sub> , Pin⑤ input, Pin④ output	—	—	-30	dB
K control 4 (B-Y)	A <sub>NC4B</sub>	V <sub>53</sub> =0V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin⑤ output	—	—	-30	dB
K control 5 (R-Y)	A <sub>NC5R</sub>	V <sub>53</sub> =2V, input 60mV <sub>P-P</sub> , Pin⑥ input, Pin④ output	—	—	-30	dB
K control 5 (B-Y)	A <sub>NC5B</sub>	V <sub>53</sub> =2V, input 60mV <sub>P-P</sub> , Pin⑦ input, Pin⑤ output	—	—	-30	dB
CNR clamp voltage (R-Y)	V <sub>51</sub>		3.60	4.10	4.60	V
CNR clamp voltage (B-Y)	V <sub>52</sub>		3.60	4.10	4.60	V
CCD clamp voltage (R-Y)	V <sub>56</sub>		6.34	6.84	7.34	V
CCD clamp voltage (B-Y)	V <sub>57</sub>		6.30	6.80	7.30	V
CNR switch threshold voltage	V <sub>CNRTH</sub>	The lowest voltage at which CNR is ON, when V <sub>53</sub> is increased from 0V	0.2	0.6	1.0	V

### ■ Electrical Characteristics [Reference Value] (Ta=25±2°C)

Parameter	Symbol	Condition	min	typ	max	Unit
<b>Flesh tone Correction Circuit</b>						
+ side control range	$\theta_{C+}$	Phase at V <sub>40</sub> =3V	114	148	172	deg
+ side control variable width	$\Delta\theta_{C+}$	Control range variation quantity at V <sub>40</sub> =2 to 5V	36	47	58	deg
- side control range	$\theta_{C-}$	Phase at V <sub>39</sub> =3V	80	91	102	deg
- side control variable width	$\Delta\theta_{C-}$	Control range variation quantity at V <sub>39</sub> =2 to 5V	0	9	24	deg
Flesh tone correction quantity (R-Y) ambient temperature dependency	$\frac{\Delta V_{CCR}}{\Delta T}$	Color correction quantity (R-Y) variation rate, at Ta=-20 to +70°C change	—	1.0	—	mV/°C
Flesh tone correction quantity (B-Y) ambient temperature dependency	$\frac{\Delta V_{CCB}}{\Delta T}$	Color correction quantity (B-Y) variation rate, at Ta=-20 to +70°C change	—	2.0	—	mV/°C
Flesh tone correction quantity (R-Y) supply voltage dependency	$\frac{\Delta V_{CCR}}{\Delta V}$	Color correction quantity (R-Y) variation rate, at T <sub>CC</sub> =9V -10% to +10% change	—	10	—	mV/V
Flesh tone correction quantity (B-Y) supply voltage dependency	$\frac{\Delta V_{CCB}}{\Delta V}$	Color correction quantity (B-Y) variation rate, at T <sub>CC</sub> =9V -10% to +10% change	—	-3.0	—	mV/V

#### Flesh tone Brightness Enhancement Circuit

Flesh tone brightness enhancement maximum output ambient temperature dependency	$\frac{\Delta V_{HBmax}}{\Delta T}$	Flesh-color brightness maximum output variation rate at Ta=-20 to +70°C change	—	-0.10	—	$\frac{mV_{O-P}}{°C}$
Flesh tone brightness enhancement maximum output supply voltage dependency	$\frac{\Delta V_{HBmax}}{\Delta V}$	Flesh color bright maximum output variation rate at V <sub>CC</sub> =9V-10% to +10% change	—	90	—	$\frac{mV_{O-P}}{V}$

#### CRI Circuit

Coring quantity 1	V <sub>CORE1</sub>	Between Pin⑧ to GND, 510kΩ. Ratio to CRI standard output (B-Y)	0.50	0.81	1	times
Coring quantity 2	V <sub>CORE2</sub>	Between Pin⑧ to GND, 200kΩ. Ratio to CRI standard output (B-Y)	0.34	0.55	0.85	times
Slice level 1 (R-Y)	V <sub>SIR</sub>	Between Pin③ to GND, 150kΩ. Ratio to CRI standard output (R-Y)	0.40	0.62	0.95	times
Slice level 1 (B-Y)	V <sub>SIB</sub>	Between Pin③ to GND, 150kΩ. Ratio to CRI standard output (B-Y)	0.41	0.63	0.96	times
Slice level 2 (R-Y)	V <sub>S2R</sub>	Between Pin③ to GND, 100kΩ. Ratio to CRI standard output (R-Y)	0.12	0.26	0.45	times
Slice level 2 (B-Y)	V <sub>S2B</sub>	Between Pin③ to GND, 100kΩ. Ratio to CRI standard output (B-Y)	0.12	0.26	0.45	times

Note) The characteristics value in parentheses is not a guaranteed value, but reference one on design.



**Electrical Characteristics [Reference Value] (cont.) (Ta=25±2°C)**

Parameter	Symbol	Condition	min	typ	max	Unit
CRI standard output (R-Y) ambient temperature dependency	$\frac{\Delta V_{DER}}{\Delta T}$	CRI standard output (R-Y) variation factor, at Ta=-20 to +70°C change	—	-0.5	—	$\frac{mV_{P-P}}{^{\circ}C}$
CRI standard output (B-Y) ambient temperature dependency	$\frac{\Delta V_{DEB}}{\Delta T}$	CRI standard output (B-Y) variation factor, at Ta=-20 to +70°C change	—	-3.0	—	$\frac{mV_{P-P}}{^{\circ}C}$
CRI standard output (R-Y) supply voltage dependency	$\frac{\Delta V_{DER}}{\Delta V}$	CRI standard output (R-Y) variation factor, at Vcc=9V -10% to +10% change	—	25	—	$\frac{mV_{P-P}}{V}$
CRI standard output (B-Y) supply voltage dependency	$\frac{\Delta V_{DEB}}{\Delta V}$	CRI standard output (B-Y) variation factor, at Vcc=9V -10% to +10% change	—	60	—	$\frac{mV_{P-P}}{V}$
<b>TINT Circuit</b>						
TINT center ambient temperature dependency	$\frac{\Delta \theta_{CC}}{\Delta T}$	At Ta=-20 to +70°C change	—	0	—	deg/°C
TINT center supply voltage dependency	$\frac{\Delta \theta_{CC}}{\Delta V}$	At Vcc=9V-10% to +10% change	—	-0.5	—	deg/V
<b>Color Limiter Circuit</b>						
Color limit level (R-Y) ambient temperature dependency	$\frac{V_{L,2R}}{\Delta T}$	Color limit level (R-Y) variation factor, at Ta=-20 to +70°C change	—	0.5	—	$\frac{mV_{P-P}}{^{\circ}C}$
Color limit level (B-Y) ambient temperature dependency	$\frac{V_{L,2B}}{\Delta T}$	Color limit level (B-Y) variation factor, at Ta=-20 to +70°C change	—	0.5	—	$\frac{mV_{P-P}}{^{\circ}C}$
Color limit level (R-Y) supply voltage dependency	$\frac{V_{L,2R}}{\Delta V}$	Color limit level (R-Y) variation factor, at Vcc=-10% to +10% change	—	100	—	$\frac{mV_{P-P}}{V}$
Color limit level (B-Y) supply voltage dependency	$\frac{V_{L,2B}}{\Delta V}$	Color limit level (B-Y) variation factor, at Vcc=-10% to +10% change	—	100	—	$\frac{mV_{P-P}}{V}$
<b>CNR Circuit</b>						
Group delay time (R-Y)	G <sub>DR</sub>	K operation delay time (R-Y) in CNRON	40.8	68.0	95.0	ns
Group delay time (B-Y)	G <sub>DB</sub>	K operation delay time (B-Y) in CNRON	39.8	66.4	93.0	ns
DG <sub>N</sub> (R-Y)	DG <sub>NR</sub>	DG of Pin <sup>⑤1</sup> → Pin <sup>⑤4</sup>	-1	0	1	%
DG <sub>N</sub> (B-Y)	DG <sub>NB</sub>	DG of Pin <sup>⑤2</sup> → Pin <sup>⑤5</sup>	-1	0	1	%
Clamp pulse width	T <sub>CLP</sub>	Pulse width of Pin <sup>②7</sup>	0.65	0.93	1.21	μs
K control 2 (R-Y) ambient temperature dependency	$\frac{\Delta A_{NC2R}}{\Delta T}$	K control 2 (R-Y) variation factor, at Ta=-20 to +70°C change	—	-0.015	—	dB/°C
K control 2 (B-Y) ambient temperature dependency	$\frac{\Delta A_{NC2B}}{\Delta T}$	K control 2 (B-Y) variation factor, at Ta=-20 to +70°C change	—	-0.015	—	dB/°C
K control 2 (R-Y) supply voltage dependency	$\frac{\Delta A_{NC2R}}{\Delta V}$	K control 2 (R-Y) variation factor, at Vcc=9V -10% to +10% change	—	0.35	—	dB/V
K control 2 (B-Y) supply voltage dependency	$\frac{\Delta A_{NC2B}}{\Delta V}$	K control 2 (B-Y) variation factor, at Vcc=9V -10% to +10% change	—	0.35	—	dB/V

Note) The characteristics value in parentheses is not a guaranteed value, but reference one on design.


## Pin Descriptions

Pin No.	Pin name	Pin No.	Pin name
1	NC	33	NC
2	CRI correction amount	34	K operation gain control
3	Y input	35	Offset control
4	Limit slice level	36	Difference control
5	Color peak detection	37	Flesh tone correction gain control
6	Color limit level	38	Flesh tone correction stop control
7	Output polarity gain control	39	-- side compensation control
8	Color control voltage	40	+ side compensation control
9	APL inter lock limiter switch	41	Central axis control
10	R-Y output	42	R-Y input
11	B-Y output	43	Input polarity gain control
12	Tint control voltage	44	B-Y input
13	APL shift adj.	45	GND3 (B-Y system)
14	APL detection	46	GND4 (R-Y system)
15	Flesh tone brightness enhancement output	47	Flesh tone correction R-Y output
16	NC	48	NC
17	V <sub>CC5</sub> (for CNR)	49	NC
18	YS input	50	Flesh tone correction B-Y output
19	External DC input	51	CNR R-Y input
20	V <sub>CC1</sub> (Main)	52	CNR B-Y input
21	V <sub>CC2</sub> (clamp system)	53	K control
22	Flesh tone brightness enhancement B-Y input	54	CCD R-Y input
23	Flesh tone brightness enhancement R-Y input	55	CCD B-Y input
24	CNR B-Y output	56	CCD R-Y output
25	CNR R-Y output	57	CCD B-Y output
26	Flesh tone brightness correction amount	58	GND1 (main)
27	Clamp pulse output	59	GND2 (clamp system)
28	Mono-multi CR	60	Difference monitor
29	SCP input	61	CRI coring level
30	V <sub>CC3</sub> (B-Y system)	62	Y-high pass input
31	V <sub>CC4</sub> (R-Y system)	63	CRI slice level
32	NC	64	GND5 (for CNR)

ICs for  
TV

## Reference

Power Dissipation of Package  
P<sub>D</sub> - T<sub>a</sub>





## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.