

1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE

Description

The CS-5111 is a dual output power supply integrated circuit. It contains a 5V ±2%, 100mA linear regulator, a watchdog timer, a linear output voltage monitor to provide a Power On Reset (POR) and a 1.4A current mode PWM switching reg-

The 5V linear regulator is comprised of an error amplifier, reference, and supervisory functions. It has low internal supply current consumption and provides 1.2V (typical) dropout voltage at maximum load current.

The watchdog timer circuitry monitors an input signal (WDI) from the microprocessor. It responds to the falling edge of this watchdog signal. If a correct watchdog signal is not received within the externally programmable time, a reset signal is issued.

The externally programmable active reset circuit operates correctly for an output voltage (V_{LIN}) as low as 1V. During power up, or if the output voltage shifts

below the regulation limit, RESET toggles low and remains low for the duration of the delay after proper output voltage regulation is restored. Additionally a reset pulse is issued if the correct watchdog is not received within the programmed time. Reset pulses continue until the correct watchdog signal is received. The reset pulse width and frequency, as well as the Power On Reset delay, are set by one external RC network.

The current mode PWM switching regulator is comprised of an error amplifier with selectable feedback inputs, a current sense amplifier, an adjustable oscillator, and a 1.4A output power switch with anti-saturation control. The switching regulator can be configured in a variety of topologies.

The CS-5111 is load dump capable and has protection circuitry which includes overvoltage shutdown, current limit on the linear and switcher outputs, and an overtemperature limiter.

Features

- Linear Regulator 5V ±2% @ H00mA
- Switching Regulator 1.4A Peak Internal Switch

120kHz Maximum Switching Frequency


5V to 26V Operating Supply Range

- Smart Functions Watchdog RESET ENABLE
- Protection Overvultage


Overtemperature Current Limit

54V Peak Transient Capability

Package Option 24 Lead SO Wide



Block Diagram



Cherry Semiconductor

Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

Absolute Maximum Ratings

Logic Inputs/Outputs (ENABLE, SELECT, WDI, RESET)	-0.3V to V _{LIN}
$ m V_{IN}$, $ m V_{REG}$	
DC Input Voltage	-0.3V to 26V
Peak Transient Voltage (40V Load Dump)	0.3V to 54V
C_{OSC} , C_{Delay} , $COMP$, V_{FB1} , V_{FB2}	0.3V to V _{LIN}
Power Dissipation	Internally Limited
V _{LIN} Output Current	Internally Limited
V _{LIN} Output Current	Internally Limited
RESET Output Sink Current	5mA
ESD Susceptibility (Human Body Model)	2kV
ESD Susceptibility (Machine Model)	200V
Storage Temperature	65 to 150°C
Storage Temperature	60 sec. max above 183°C, 230°C peak

Electrical Characteristics: $5\text{V} \leq \text{V}_{\text{IN}} < 26\text{V}$ and $-40^{\circ}\text{C} < T_{\parallel} \leq 150^{\circ}\text{C}$, $C_{\text{OUT}} = 100 \mu\text{F}$ (ESR $\leq 8\Omega$), $C_{\text{Folaw}} = 0.1 \mu\text{F}$, $R_{\text{BLAS}} = 64.9 \text{k}\Omega$, $C_{\text{OMF}} = 390 \text{ pF}$, $C_{\text{COMF}} = 0.1 \mu\text{F}$ unless otherwise specified.

PARAMETER	TSLONDITIONS	TI.		X1.4X	
General					
I _{IN} Off Current	$6.6V \le V_{IN} \le 26V$, $I_{SW} = 0A$			2.0	mA
I _{IN} On Current	$6.6V \le V_{\rm DN} \le 26V$, $I_{\rm SW} = 1.4A$		30	70	mA
I _{REG} Current	$I_{LIN} = 100 \text{ mA}, 6.6 \text{V} \le V_{REG} \le 26 \text{V}$			6	mA
Thermal Limit	Guaranteed by design	160		210	°C
■ 5V Regulator Section					
V _{LIN} Output Voltage	$6.6V \le V_{REG} \le 26V$, $1mA \le I_{LIN} \le 100mA$	4.9	5.0	5.1	V
Dropout Voltage	(V _{REG} -V _{LIN}) @ J _{LIN} =100 m A		1.2	1.5	V
Overvoltage Shutdown		30	34	38	V
Line Regulation	$6.6V \le V_{RHG} \le 26V, I_{LIN} = 5 \text{ mA}$		5	25	mV
Load Regulation	$V_{RBG} = 19V$, $1mA \le I_{LIN} \le 100mA$		5	25	mV
Current Limit	6.6V ≤ V _{REG} ≤ 26V	120			mA
DC Ripple Rejection	$14V \le V_{REG} \le 24V$	60	75	-	dB
■ RESET Section					
Low Threshold (V _{RTL})	V _{LIN} Decreasing	4.05	4.25	4.45	V
High Threshold (V _{RTH})	V _{LIN} Increasing	4.20	4.45	4.70	V
Hysteresis	$ m V_{RTH}$ - $ m V_{RTL}$	140	190	240	mV
Active High	$V_{LIN} > V_{RTFP} I_{RESET} = -25 \mu A$	V _{LIN} -0.5			V
Active Low	$V_{\rm LIN}$ = 1V, 10k Ω pullup from RESET to $V_{\rm LIN}$			0.4	V
	$V_{LIN} = 4V$, $I_{RESET} = 1mA$			0.7	V
Delay	Invalid WDI	6.25	8.78	11.0	ms
Power On Delay	$ m V_{LIN}$ crossing $ m V_{RTH}$	6.25			ms

Electrical Characteristics: $5\text{V} \leq \text{V}_{|N|} \leq 26\text{V}$ and $-40^{\circ}\text{C} \leq T_{\parallel} \leq 150^{\circ}\text{C}$, $C_{\rm OL,1} = 100\mu\text{F}(\text{ESR} \leq 8\Omega)$, $C_{\rm Dolar} = 0.1\mu\text{F}$, $R_{\rm BLAS} = 64.9\text{k}$, $C_{\rm CDSP} = 390$ pF, $C_{\rm CDSP} = 0.1\mu\text{F}$ unless otherwise specified.

Watchdog Input (WDI) VIII Peak WDI needed to activate RESET 2.0 V VIII 10.8 .V .V Hystenesis Note 1 25 50 .000 .RG Low Threshold 6.25 8.78 11.0 mc .RG .BG .DO .BG .DO .BG .DO .BG .DO .BG .BG <th>PARANIFIER</th> <th>TEST CONTINUES</th> <th>MIN</th> <th>ΙVP</th> <th></th> <th>UNIT</th>	PARANIFIER	TEST CONTINUES	MIN	ΙVP		UNIT
VIH Peak WDI needed to activate RISET 2,0 V YIL Hystensis Note 1 25 50 mV Hystensis Note 1 25 50 190 kQ Low Threshold 6.25 8.78 11.0 ms Floating Injut Voltage WDI Pulse Width 5 μs Switcher Section Minimum Operating Injut Voltage 5.0 V Injut Voltage Switching frequency Refer to Figure 1d. 89 95 110 RH2 Switch Saturation Voltage Wp. 1.4A 0.7 1.1 1.6 V Cotapact Control Limit Max Switching Frequency V _{Sw} = 7.5V with 50Q load, 120 kH2 Max Switching Frequency V _{Sw} = 7.5V with 50Q load, 120 kH2 V V ₁₀₀ Regulation Voltage V _{Sw} = 7.5V with 50Q load, 120 kL25 M V ₁₀₀ Regulation Voltage V ₁₀₀ = Y ₁₀₀ = 5V 1.26 1.25 1.294 V V ₁₀₀ P ₁₀₀ P ₁₀₀ P ₁₀₀ P ₁₀₀ = 7V 1.26 1.25	■ Watchdog Input (WDI)					
Hysteresis		Peak WDI needed to activate RESET			2.0	
Pull-Up Resistor WDI-UV 20 50 100 KΩ Low Threshold 6.25 8.78 11.0 ms Fhatting Input Voltage 3.5 V WDI Pulse Width 5 µs Switcher Section Minimum Operating	VIL		0.8			V
Pull-Up Resistor WDI-UV 20 50 100 KΩ Low Threshold 6.25 8.78 11.0 ms Fhatting Input Voltage 3.5 V WDI Pulse Width 5 µs Switcher Section Minimum Operating	Hysteresis	Note 1	25	50	***************************************	mV
Low Threshold 6.25 8.78 11.0 ms Floating Input Voltage WDI Pulse Width 5 $\frac{1}{5}$ $\frac{1}{4}$	***************************************	WDI=IIV	20	50	100	kΩ
Switcher Section	•••••		>00000000000000000000000000000000000000	8.78		
Switcher Section			3.5			V
Minimum Operating Input Voltage Switching Frequency Refer to Figure 1d. 80 95 110 kHz					5	μs
Minimum Operating Input Voltage Switching Frequency Refer to Figure 1d. 80 95 110 kHz	Erwitcher Cartier					
Input Voltage Switching Frequency Refer to Figure 1d. 80 95 110 kHz					5.0	
Switching Frequency Refer to Figure 1d. 80 95 110 kHz Switch Saturation Voltage $I_{SW} = 1.4A$ 0.7 1.1 1.6 V Output Current Limit 1.4 2.5 A Max Switching Frequency $V_{SW} = 7.5V$ with 50Ω load, Refer to Figure 1d. 120 kHz V _{PB} Regulation Voltage 1.206 1.25 1.294 V Oscillator Schafter 1.206 1.25 1.20 1.20 1.20 1.20 1.20 1.20<	1 ~				0.0	·
Switch Saturation Voltage $I_{SW} = 1.4A$ 0.7 1.1 1.6 V Output Current Limit Max Switching Frequency $V_{SW} = 7.5V$ with 50Ω load, Refer to Figure 1d. 120 kHz V _{SW} Regulation Voltage 1.206 1.25 1.294 V V _{TRE} Pegulation Voltage 1.206 1.25 1.294 V V _{TRE} Pegulation Voltage 1.206 1.25 1.294 V V _{TRE} Pegulation Voltage 2700 35 40 45 μ A Select Input VIL 1.206 2.20 V V <td>• •</td> <td>Refer to Figure 1d.</td> <td>80</td> <td>95</td> <td>110</td> <td>kHz</td>	• •	Refer to Figure 1d.	80	95	110	kHz
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			0.7	1.1	1.6	V
Max Switching Frequency $V_{SW} = 7.5V$ with 50Ω load, Refer to Figure 1d. V _{BRI} Regulation Voltage			1.4		25	Α
Refer to Figure 1d. Visia Regulation Voltage 1.206 1.25 1.294 V V V V V V V V V	······	$V_{SM} = 7.5V$ with 50Ω load.	***************************************	***************************************	***************************************	100100100100100100100100100
V_{FEC} Regulation Voltage	0 1 7	= : :				
$V_{\rm PH}$, $V_{\rm HS}$ Input Current $V_{\rm PH} = V_{\rm NS} = 5V$	V _{FBI} Regulation Voltage		1.206	1.25	1.294	V
V _{RBI} , V _{RBI} Input Current V _{FBI} = V _{FBI} = 5V 1 μ A Oscillator Charge Current C _{OSC} = 0V 35 40 45 μ A Oscillator Discharge Current C _{OSC} = 4V 270 320 370 μ A C _{Delay} Charge Current C _{Delay} = 0V 35 40 45 μ A Switzher Max Duty Cycle V _{SW} = 5V with 50Ω load, V _{FBI} = 1V 72 85 95 5€ Current Sense Amp Gain I _{SW} = 2.3A 7 7 4B 67 dB dB Error Amp DC Gain 67 dB 2700 μ A/V μ A/V In ENABLE Input 1.30 2.00 μ A/V In ENABLE Input 1.30 2.00 μ A/V Input Impedance 10 20 40 kΩ Input Impedance 10 20 40 kΩ Input Impedance 49 ≤ V _{LIN} ≤ 5.1 0.8 1.25 V VIII. (Selects V _{HB}) 4.9 ≤ V _{LIN} ≤ 5.1 0.8 1.25 V Select Input 49 ≤ V _{LIN} ≤ 5.1 0.8 1.25 V	V _{FB2} Regulation Voltage		1.206	1.25	1.294	V
Oscillator Charge Current $C_{OSC} = 0V$ 35 40 45 μA Oscillator Discharge Current $C_{OSC} = 4V$ 270 320 370 μA C_{Delay} Charge Current $C_{Delay} = 0V$ 35 40 45 μA Switcher Max Duty Cycle $V_{SW} = 5V$ with 50Ω load, $V_{BH} = V_{BH} = 1V$ 72 85 95 96 Current Sense Amp Gain $I_{SW} = 2.3A$ 7 4B 4B 4B 4B 4A/V Error Amp DC Gain 67 dB 4B 4A/V	0	$V_{\text{FB1}} = V_{\text{FB2}} = 5V$			1	μΑ
	······································		35	40	45	-601601601601601601600606
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			270	320	370	100000000000000000000000000000000000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			35	40	45	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•		72	85	95	
Error Amp DC Gain 67 dB Error Amp Transconductance 2700 μA/V	* *					
Error Amp Transconductance 2700 μA/V ENABLE Input 0.8 1.24 V VIL 0.8 1.24 V VHH 1.30 2.0 V Hysteresis 60 mV Input Impedance 10 20 40 kΩ Select Input VIL (Selects V _{FB1}) 4.9 ≤ V _{LIN} ≤ 5.1 0.8 1.25 V VIH (Selects V _{FB2}) 4.9 ≤ V _{LIN} ≤ 5.1 1.25 2.0 V SELECT Pull-Up SELECT = 0V 10 24 50 kΩ	Current Sense Amp Gain	$I_{SW} = 2.3A$	***************************************	7		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
■ ENABLE Input VII. 0.8 1.24 V VIH 1.30 2.0 V Hysteresis 60 mV Input Impedance 10 20 40 kΩ ■ Select Input VII. (Selects V_{FB1}) $4.9 \le V_{LIN} \le 5.1$ 0.8 1.25 V VIH (Selects V_{FB2}) $4.9 \le V_{LIN} \le 5.1$ 1.25 2.0 V SELECT Pull-Up SELECT = 0V 10 24 50 kΩ	Error Amp DC Gain			67		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Error Amp Transconductance			2700		μA/V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	= ENIADIE I					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1 2/		
			U.O		9.6	•
				***************************************	ZJJ	xxxxxxxxxxxxxxxx
$ \begin{array}{ c c c c c c } \hline \blacksquare \ Select \ Input \\ \hline VIL (Selects \ V_{FB1}) & 4.9 \leq V_{LIN} \leq 5.1 & 0.8 & 1.25 & V \\ \hline VIH (Selects \ V_{FB}) & 4.9 \leq V_{LIN} \leq 5.1 & 0.8 & 1.25 & 2.0 & V \\ \hline SELECT \ Pull-Up & SELECT = 0V & 10 & 24 & 50 & k\Omega \\ \hline \end{array} $	•				224	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	input impedance		10	Δ J	41,	K24
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
SELECT Pull-Up SELECT = $0V$ 10 24 50 $k\Omega$	VIL (Selects V _{FB1})	$4.9 \le V_{LIN} \le 5.1$	0.8	1.25		V
-	VIH (Selects V _{HE2})	4.9 ≤ V _{LIN} ≤ 5.1		1.25	2,0	V
Floating Input Voltage 3.5 4.5 V	SELECT Pull-Up	SELECT = 0V	10	24	50	kΩ
	Floating Input Voltage		3.5	4.5		V

Note 1: Guaranteed by Design, not 100% tested in production.

Package Lead Description

į		•	
ر }	PACKAGE LEAD	0.0000000000000000000000000000000000000	FONCTION
•	24 Lead SO Wide		
	1	$V_{\rm IN}$	Supply Voltage.
	2,3	NC	No connection.
	4	\mathbf{V}_{SW}	Collector of NPN power switch for switching regulator section.
	5,6,7,8,17,18,19,20	Gnd	Connected to the heat removing leads.
	9	$ m V_{FB1}$	Feedback input voltage 1 (referenced to $1.25V$)
	10	V_{FE2}	Feedback input voltage 2 (referenced to 1.25V)
	11	SELECT	Logic level input that selects either V_{FB1} or V_{FE2} . An open selects
			$V_{ ext{FE2}}.$ Connect to Gnd to select $V_{ ext{FB1}}.$
	12	COMP	Output of the transconductance error amplifier.
	13	C _{OSC}	A capacitor connected to Gnd sets the switching frequency. Refer to Figure 1d.
	14	WDI	Watchdog input. Active on falling edge.
		_	***************************************
	15	$C_{Del extit{ay}}$	A capacitor connected to Gnd sets the Power On Reset and Watchdog time.
	16	RESET	RESET output. Active low if V _{LIN} is below the regulation limit.
			If watchdog timeout is reached, a reset pulse train is issued.
	21	${ m I_{BLAS}}$	A resistor connected to Gnd sets internal bias currents as well as
		200200000000000000000000000000000000000	the $C_{ m OSC}$ and $C_{ m Delay}$ charge currents.
	22	V_{LIN}	Regulated 5V output from the linear regulator section.
	23	$V_{ m REG}$	Input voltage to the linear regulator and the internal supply circuitry.
	24	ENABLE	Logic level input to shut down the switching regulator.

Typical Performance Characteristics




Figure 1a. 5V Regulator Bias Current vs. Load Current.




Figure 1c. Switch Saturation Voltage.




Figure 1b. Supply Current vs. Switch Current.




Figure 1d. Oscillator Frequency (kHz) vs. C_{OSC} (pF), assuming R_{BIAS} = 64.9k Ω




Figure 2 Block diagram of 5V linear regulator portion of the CS-5111.

50 Linear Regulator

The 5V linear regulator consists of an error amplifier, bandgap voltage reference, and a composite pass transistor.

The 5V linear regulator circuitry is shown in Figure 2. When an unregulated voltage greater than 6.6V is applied to the V_{REG} input, a 5V regulated DC voltage will be present at $V_{LIN}.$ For proper operation of the 5V linear regulator, the I_{BLAS} lead must have a 64.9k Ω pull down resistor to ground. A $100\mu F$ or larger capacitor with an ESR <8 Ω must be connected between V_{LIN} and ground. To operate the 5V linear regulator as an independent regulator (i.e. separate from the switching supply), the input voltage must be tied to the V_{REG} lead.

As the voltage at the V_{REG} input is increased, Q_1 is turned on. Q₁ provides base drive for Q₂ which in turn provides base current for Q_3 . As Q_3 is turned on, the output voltage, V_{LIN}, begins to rise as Q₃'s output current charges the output capacitor, C_{OUT} . Once V_{LIN} rises to a certain level, the error amplifier becomes biased and provides the appropriate amount of base current to Q1. The error amplifier monitors the scaled output voltage via an internal voltage divider, R2 through R5, and compares it to the bandgap voltage reference. The error amplifier output or error signal is an output current equal to the error amplifier's input differential voltage times the transconductance of the amplifier. Therefore, the error amplifier varies the base current to Q_1 , which provides bias to Q_2 and Q_3 , based on the difference between the reference voltage and the scaled V_{LIN} output voltage.

Control Functions

The watchdog timer circuitry monitors an input signal (WDI) from the microprocessor. It responds to the falling edge of this watchdog signal which it expects to see within an externally programmable time (see Figure 3).

The watchdog time is given by:

$$t_{WDI} = 1.353 \times C_{Delay} R_{BIAS}$$

Using $C_{\rm Delay}=0.1\mu F$ and $R_{\rm BIAS}=64.9k\Omega$ gives a time ranging from 6.25ms to 11ms assuming ideal components. Based on this, the software must be written so that the watchdog arrives at least every 6.25ms. In practice, the tolerance of $C_{\rm Delay}$ and $R_{\rm BIAS}$ must be taken into account when calculating the minimum watchdog time ($t_{\rm WDI}$).




Figure 3. Timing diagram for normal regulator operation.




Figure 4. Timing diagram when WDI fails to appear within the preset time interval, t_{WDI} .

Circuit Description

If a correct watchdog signal is not received within the specified time a reset pulse train is issued until the correct watchdog signal is received. The nominal reset signal in this case is a 5 volt square wave with a 50% duty cycle as shown in Figure 4.

The \overline{RESET} signal frequency is given by:

$$f_{\text{RESET}} = \frac{1}{2(\mathbf{t}_{\text{WDI}})}$$

The Power On Reset (POR) and low voltage \overline{RESET} use the same circuitry and issue a reset when the linear output voltage is below the regulation limit. After V_{LIN} rises above the minimum specified value, \overline{RESET} remains low for a fixed period t_{POR} as shown in Figure 5.

The POR delay (t_{POR}) is given by:

$$t_{POR} = 1.353 \times C_{Delay} R_{BIAS}$$




Figure 5a. The power on reset time interval (t_{POR}) begins when V_{LIN} rises above 4.45V (typical).




Figure 5b. \overline{RESET} signal is issued whenever V_{LIN} falls below 4.25V (typical).

Corrent Mode PMAL Switching Cocuntry

The current mode PWM switching voltage regulator contains an error amplifier with selectable feedback inputs, a current sense amplifier, an adjustable oscillator and a 1.4A output power switch with antisaturation control. The switching regulator and external components, connected in a boost configuration, are shown in Figure 6.

The switching regulator begins operation when V_{REG} and V_{IN} are raised above 5 volts. V_{REG} is required since the switching supply's control circuitry is powered through V_{LIN} . V_{IN} supplies the base drive to the switcher output transistor.

The output transistor turns on when the oscillator starts to charge the capacitor on $C_{\rm OSC}$. The output current will develop a voltage drop across the internal sense resistor (R_S). This voltage drop produces a proportional voltage at the output of the current sense amplifier, which is compared to the output of the error amplifier. The error amplifier generates an output voltage which is proportional to the difference between the scaled down output boost voltage (V_{FB1} or V_{FB2}) and the internal bandgap voltage reference. Once the current sense amplifier output exceeds the error amplifier's output voltage, the output transistor is turned off.

The energy stored in the inductor during the output transistor on time is transferred to the load when the output transistor is turned off. The output transistor is turned back on at the next rising edge of the oscillator. On a cycle by cycle basis, the current mode controller in a discontinuous mode of operation charges the inductor to the appropriate amount of energy, based on the energy demand of the load. Figure 7 shows the typical current and voltage waveforms for a boost supply operating in the discontinuous mode.

NOTES:

- 1. Refer to Figure 1d to determine oscillator frequency.
- The switching regulator can be disabled by providing a logic high at the ENABLE input.
- 3. The boost output voltage can be controlled dynamically by the feedback select input. If select is open, V_{FB2} is selected. If select is low, then V_{FB1} is selected.

Profestion Circuits

If the input voltage at V_{REG} is increased above the overvoltage threshold, the drive to the linear and switcher output transistors is shut off. Therefore, V_{LIN} is disabled and V_{SW} can not be pulled low.

The current out of V_{LIN} is sensed in order to limit excessive power dissipation in the linear output transistor over the output range of 0V to regulation. Also, the current into V_{SW} is sensed in order to provide the current limit function in the switcher output transistor.

If the die temperature is increased above 160° C, either due to excessive ambient temperature or excessive power dissipation, the drive to the linear output transistor is reduced proportionally with increasing die temperature. Therefore, $V_{\rm LIN}$ will decrease with increasing die temperature above 160° C. Since the switcher control circuitry is powered through $V_{\rm LIN}$, the switcher performance, including current limit, will be affected by the decrease in $V_{\rm LIN}$.




Figure 6: Block diagram of the 1.4A current mode control switching regulator portion of the CS-5111 in a boost configuration.

Application Notes

Design Procedure for Boost Topology

This section outlines a procedure for designing a boost switching power supply operating in the discontinuous mode.

Step 1

Determine the output power required by the load.

$$P_{OUT} = I_{OUT} V_{OUT}$$
 (1)

Step 2

Choose $C_{\rm OSC}$ based on the target oscillator frequency with an external resistor value, $R_{\rm BIAS}$ = 64.9k Ω . (See Figure 1d).




Figure 7: Voltage and current waveforms for boost topology in CS-5111.

Step 3

Next select the output voltage feed back sense resistor divider as follows (Figure 8).

For V_{FB1} active, choose a value for R_1 and then solve for R_{EO} where:

$$R_{EQ} = \frac{R_1}{\frac{V_{OUT}}{V_{FB1}}} - 1$$
 (3a)

For V_{FB2} active, find:

$$V_{FB1} = V_{OUT} \left(\frac{R_{EQ}}{R_1 + R_{EQ}} \right), (3b)$$

 $R_{EQ} = \begin{bmatrix} V_{OUT} \\ R_1 \\ V_{R2} \\ R_2 \\ R_3 \\ R_3 \end{bmatrix}$

Figure 8. Feedback sense resistor divider connected between $V_{\rm OUT}$ and ground.

$$R_2 = \frac{V_{R2}}{I_{R2}} = \frac{V_{FB1} - V_{FB2}}{V_{FB1} / R_{EQ}} \cdot (3c)$$

and then calculate R₂ where:

Then find R₃, where:

$$R_3 = R_{EO} - R_2$$
. (3d)

Application Notes: Continued

Step 4

Determine the maximum on time at the minimum oscillator frequency and $V_{\rm IN}.$ For discontinuous operation, all of the stored energy in the inductor is transferred to the load prior to the next cycle. Since the current through the inductor cannot change instantaneously and the inductance is constant, a volt-second balance exists between the on time and off time. The voltage across the inductor during the on cycle is $V_{\rm IN}$ and the voltage across the inductor during the off cycle is $V_{\rm OUT}$ - $V_{\rm IN}.$ Therefore:

$$V_{IN}t_{on} = (V_{OUT} - V_{IN})t_{off}$$
 (4a)

where the maximum on time is:

$$t_{\text{on(max)}} \approx \left[1 - \frac{V_{\text{IN(min)}}}{V_{\text{OUT(max)}}} \right] \left[\frac{1}{f_{\text{SW(min)}}} \right].$$
 (4b)

Step 5

Calculate the maximum inductance allowed for discontinuous operation:

$$L_{(\text{max})} = \frac{f_{\text{SW(min)}} V_{\text{IN}}^{2}_{(\text{min)}} t_{\text{on}}^{2}_{(\text{max})}}{2 P_{\text{OUT}} / \eta}$$
 (5)

where $\eta = efficiency$.

Usually $\eta=0.75$ is a good starting point. The IC's power dissipation should be calculated after the peak current has been determined in Step 6. If the efficiency is less than originally assumed, decrease the efficiency and recalculate the maximum inductance and peak current.

Step 6

Determine the peak inductor current at the minimum inductance, minimum $V_{\rm IN}$ and maximum on time to make sure the inductor current doesn't exceed 1.4A.

$$I_{pk} = \frac{V_{IN(min)} t_{or(max)}}{L_{(min)}}$$
(6)

Step 7

Determine the minimum output capacitance and maximum ESR based on the allowable output voltage ripple.

$$C_{OUT(min)} = \frac{I_{pk}}{8f\Delta V_{ripple}}$$
 (7a)

$$ESR_{(min)} = \frac{\Delta V_{ripple}}{I_{pk}}$$
 (7b)

In practice, it is normally necessary to use a larger capacitance value to obtain a low ESR. By placing capacitors in parallel, the equivalent ESR can be reduced.

Step 8

Compensate the feedback loop to guarantee stability under all operating conditions. To do this, we calculate the modulator gain and the feedback resistor network attenuation and set the gain of the error amplifier so that the

overall loop gain is 0dB at the crossover frequency, f_{CO} . In addition, the gain slope should be -20dB/decade at the crossover frequency.

The low frequency gain of the modulator (i.e. error amplifier output to output voltage) is:

$$\frac{\Delta V_{OUT}}{\Delta V_{EA}} = \frac{I_{pk(max)}}{V_{EA(max)}} \sqrt{\frac{R_{Load} L f}{2}}, \quad (8a)$$

where

$$I_{pk(max)} = \frac{V_{EA(max)}/G_{CSA}}{R_S} = \frac{(2.4V)/(7)}{150 \text{m}\Omega} = 2.3A.$$

The $V_{\text{OUT}}/V_{\text{EA}}$ transfer function has a pole at:

$$f_p = 1/(\pi R_{Load} C_{OUT}), \qquad (8b)$$

and a zero due to the output capacitor's ESR at:

$$f_z = 1/(2\pi ESR C_{OUT}). \tag{8c}$$

Since the error amplifier reference voltage is 1.25V, the output voltage must be divided down or attenuated before being applied to the input of the error amplifier. The feedback resistor divider attenuation is:

$$\frac{1.25V}{V_{OUT}}$$
.

The error amplifier in the CS-5111 is an operational transconductance amplifier (OTA), with a gain given by:

$$G_{OTA} = gmZ_{OUT}$$
 (8d)

where:

$$gm = \frac{\Delta I_{OUT}}{\Delta V_{IN}}.$$
 (8e)

For the CS-5111, gm = 2700μ A/V typical.

One possible error amplifier compensation scheme is shown in Figure 9. This gives the error amplifier a gain plot as shown in Figure 10.

For the error amplifier gain shown in Figure 10, a low frequency pole is generated by the error amplifier output impedance and C_1 . This is shown by the line AB with a - $20 \, \text{dB/decade}$ slope in Figure 12. The slope changes to zero at point B due to the zero at:

$$f_z = 1/(2\pi R_4 C_1)$$
. (8f)




Figure 9. RC network used to compensate the error amplifier (OTA).

Application Notes: continued




Figure 10. Bode plot of error amplifier (OTA) gain and modulator gain added to the feed back resistor divider attenuation.

A pole at point C:

$$f_p = 1/(\pi R_4 C_2),$$
 (8g)

offsets the zero set by the ESR of the output capacitors.

An alternative scheme uses a single capacitor as shown in Figure 11, to roll the gain off at a relatively low frequency.





Figure 11. A typical application diagram with external components configured in a boost topology.

Step 9

Finally the watchdog timer period and Power on Reset time is determined by:

$$t_{\text{Delay}} = 1.353 \times C_{\text{Delay}} R_{\text{BIAS}}.$$
 (9)

Linear Regulator Output Current vs. Input Voltage






Figure 12: The shaded area shows the safe operating area of the CS-5111 as a function of I_{LIN} , V_{REG} and Θ_{JA} . Refer to the table below for typical loads and voltages.

V _{REG}	V _{IN}	I _{LIN}	Linear Power Dissipation	Worst Case Switcher Power Available (⊖ _{JA} = 55°C/W)	Worst Case Switcher Power Available (⊖ _{JA} = 35°C/W)
(V)	(V)	(m A)	(W)	(W)	(W)
20	14	25	0.44	0.74	1.42
20	14	50	0.83	0.35	1.03
20	14	75	1.22	*	0.64
20	14	100	1.60	*	0.26
25	14	25	0.60	0.58	1.26
25	14	50	1.11	0.07	0.75
25	14	75	1.62	*	0.24
25	14	100	2.14	*	*

^{*} Subjecting the CS-5111 to these conditions will exceed the maximum total power that the part can handle, thereby forcing it into thermal limit.


Package Specification

PACKACI DIMINSIONS IN BBIGINGHES

		D		
Lead Count	Met	tric	Eng	;lish
	Max	Min	Max	Min
24 Lead SO Wide	15.54	15.29	0.612	0.602

PACKACH THERMAL DATA

Therma	1 Data	24 Lead SO Wide	
$R_{\Theta JC}$	typ	9	°C/W
$R_{\Theta JA}$	typ	55	°C/W



Ordering information

Part Number	Description
CS-5111DW24	24 Lead SO Wide
CS-5111DWR24	24 Lead SO Wide (Tape & Reel)

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.