

RoHS Compliant Product

A suffix of "-C" specifies halogen & lead-free

DESCRIPTION

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $R_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.


FEATURES

- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe DFN2*3 saves board space.
- Fast switching speed.
- High performance trench technology.

PACKAGE INFORMATION


Package	MPQ	Leader Size
DFN2*3	3K	13' inch

DFN2*3



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.00 BSC.		F	0.24	0.35
B	1.70 BSC.		G	2.00 BSC.	
C	0.70	0.90	H	0.20	0.40
D	0.65 BSC.		I	0	0.15
E	0.08	0.25			

Top View



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating		Unit	
		N-CH	P-CH		
Drain-Source Voltage	V_{DS}	20	-20	V	
Gate-Source Voltage	V_{GS}	± 8	± 8	V	
Continuous Drain Current ¹	I_D	$T_A = 25^\circ\text{C}$	5	-4.7	A
		$T_A = 70^\circ\text{C}$	4.1	-3.9	A
Pulsed Drain Current ²	I_{DM}	8	-8	A	
Continuous Source Current (Diode Conduction) ¹	I_S	4.5	-4.5	A	
Total Power Dissipation ¹	P_D	$T_A = 25^\circ\text{C}$	2.1		W
		$T_A = 70^\circ\text{C}$	1.3		W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 ~ 150		$^\circ\text{C}$	
Thermal Resistance Ratings					
Maximum Junction-to-Ambient ¹	$R_{\theta JA}$	$t \leq 10$ sec	62.5		$^\circ\text{C} / \text{W}$
		Steady State	80		$^\circ\text{C} / \text{W}$

Notes:

- 1 Surface Mounted on 1" x 1" FR4 Board.
- 2 Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Ch	Min.	Typ.	Max.	Unit	Test Conditions
Static							
Gate Threshold Voltage	V _{GS(th)}	N	1	-	-	V	V _{DS} =V _{GS} , I _D =250μA
		P	-1	-	-		V _{DS} =V _{GS} , I _D = -250μA
Gate-Body Leakage	I _{GSS}	N	-	-	100	μA	V _{DS} =0, V _{GS} =8V
		P	-	-	-100		V _{DS} =0, V _{GS} = -8V
Zero Gate Voltage Drain Current	I _{DSS}	N	-	-	1	μA	V _{DS} =16V, V _{GS} =0
		P	-	-	-1		V _{DS} = -16V, V _{GS} =0
		N	-	-	10		V _{DS} =16V, V _{GS} =0, T _J =55°C
		P	-	-	-10		V _{DS} = -16V, V _{GS} =0, T _J =55°C
On-State Drain Current ¹	I _{D(on)}	N	5	-	-	A	V _{DS} =5V, V _{GS} =4.5V
		P	-5	-	-		V _{DS} = -5V, V _{GS} = -4.5V
Drain-Source On-Resistance ¹	R _{DS(ON)}	N	-	-	58	mΩ	V _{GS} =4.5V, I _D =1A
			-	-	64		V _{GS} =2.5V, I _D =1A
		P	-	-	77		V _{GS} = -4.5V, I _D = -1A
			-	-	85		V _{GS} = -2.5V, I _D = -1A
Forward Transconductance ¹	g _{fs}	N	-	10	-	S	V _{DS} =5V, I _D =1A
		P	-	5	-		V _{DS} = -5V, I _D = -1A
Diode Forward Voltage ¹	V _{SD}	N	-	0.8	-	V	V _{GS} =0, I _S =1A
		P	-	-0.83	-		V _{GS} =0, I _S = -1A
Dynamic ²							
Total Gate Charge	Q _g	N	-	2	-	nC	N-Channel I _D =1A, V _{DS} =15V, V _{GS} =4.5V P-Channel I _D = -1A, V _{DS} = -15V, V _{GS} = -4.5V
		P	-	7	-		
Gate-Source Charge	Q _{gs}	N	-	0.4	-		
		P	-	1	-		
Gate-Drain Charge	Q _{gd}	N	-	0.7	-		
		P	-	2	-		
Turn-On Delay Time	T _{d(on)}	N	-	6	-	nS	N-Channel V _{DD} =15V, V _{GEN} =4.5V I _D =1A, R _{GEN} =15Ω P-Channel V _{DD} = -15V, V _{GEN} = -4.5V I _D =1A, R _{GEN} =15Ω
		P	-	10	-		
Rise Time	T _r	N	-	9	-		
		P	-	1	-		
Turn-Off Delay Time	T _{d(off)}	N	-	5	-		
		P	-	11	-		
Fall Time	T _f	N	-	16	-		
		P	-	12	-		

Notes:

1. Pulse test : PW ≤ 300μs duty cycle ≤ 2%.
2. Guaranteed by design, not subject to production testing.