

**Table of Contents-**

1.	GENERAL DESCRIPTION .....	2
2.	FEATURES .....	2
3.	PIN CONFIGURATIONS.....	3
4.	BLOCK DIAGRAM .....	4
5.	PIN DESCRIPTION.....	4
6.	FUNCTIONAL DESCRIPTION.....	5
7.	TABLE OF OPERATING MODES .....	7
8.	DC CHARACTERISTICS .....	8
9.	CAPACITANCE.....	8
10.	READ OPERATION DC CHARACTERISTICS.....	9
11.	AC CHARACTERISTICS .....	11
12.	READ OPERATION AC CHARACTERISTICS.....	12
13.	AC PROGRAMMING/ERASE CHARACTERISTICS.....	12
14.	TIMING WAVEFORMS .....	13
15.	SMART PROGRAMMING ALGORITHM.....	15
16.	SMART ERASE ALGORITHM.....	16
17.	ORDERING INFORMATION.....	17
18.	PACKAGE DIMENSIONS.....	18
19.	VERSION HISTORY.....	20




## **1. GENERAL DESCRIPTION**

The W27C01 is a high speed, low power consumption Electrically Erasable and Programmable Read Only Memory organized as 131,072 x 8 bits. It requires only one supply in the range of 5.0V ±5% in normal read mode. The W27C01 provides an electrical chip erase function.


## **2. FEATURES**

- Single power supply voltage: 5.0V ±5%
- High speed access time: 70 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current: 30 mA (max.)
- Standby current: 20 µA (max.)
- +12V erase/programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP, 32-lead PLCC and 32-lead STSOP

### 3. PIN CONFIGURATIONS



#### 4. BLOCK DIAGRAM



#### 5. PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A16	Address Inputs
Q0 – Q7	Data Inputs/Outputs
#CE	Chip Enable
#OE	Output Enable
#PGM	Program Enable
VPP	Program/Erase Supply Voltage
VDD	Power Supply
Vss	Ground
NC	No Connection



## 6. FUNCTIONAL DESCRIPTION

### Read Mode

Like conventional UVEPROMs, the W27C01 has two control functions and both of these produce data at the outputs.

#CE is for power control and chip select. #OE controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from #CE to output (TCE), and data are available at the outputs TOE after the falling edge of #OE, if TACC and TCE timings are met.

### Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C01 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when VPP is raised to VPE (12V), VDD = VCE (5V), #CE low, #OE high, A9 = VHH (12V), A0 low, and all other address pins low and data input pins high. Pulsing #PGM low starts the erase operation.

### Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if VDD = VPE (5V), #CE low, and #OE low, #PGM high.

### Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when VPP is raised to VPP (12V), VDD = VCP (5V), #CE low, #OE high, the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing #PGM low starts the programming operation.

### Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if VPP = VPP (12V), #CE low, #OE low, and #PGM high.

### Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When #CE high, erasing or programming of non-target chips is inhibited, so that except for the #CE, the W27C01 may have common inputs.

### Standby Mode

The standby mode significantly reduces VDD current. This mode is entered when #CE high. In standby mode, all outputs are in a high impedance state, independent of #OE and #PGM.



## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C01 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels ( $I_{SB}$ ), active current levels ( $I_{CC}$ ), and transient current peaks produced by the falling and rising edges of #CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1 \mu F$  ceramic capacitor connected between its VDD and Vss. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a  $4.7 \mu F$  electrolytic capacitor should be placed at the array's power supply connection between VDD and Vss. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.



## 7. TABLE OF OPERATING MODES

V<sub>D</sub>D = 5.0V ±5%, V<sub>PP</sub> = V<sub>P</sub>E = V<sub>HH</sub> = 12V, V<sub>C</sub>P = V<sub>P</sub>E = 5V, X = V<sub>I</sub>H or V<sub>I</sub>L

MODE	PINS							
	#CE	#OE	#PGM	A0	A9	VDD	VPP	OUTPUTS
Read	V <sub>I</sub> L	V <sub>I</sub> L	X	X	X	V <sub>D</sub> D	V <sub>D</sub> D	DOUT
Output Disable	V <sub>I</sub> L	V <sub>I</sub> H	X	X	X	V <sub>D</sub> D	V <sub>D</sub> D	High Z
Standby (TTL)	V <sub>I</sub> H	X	X	X	X	V <sub>D</sub> D	V <sub>D</sub> D	High Z
Standby (CMOS)	V <sub>D</sub> D ±0.3V	X	X	X	X	V <sub>D</sub> D	V <sub>D</sub> D	High Z
Program	V <sub>I</sub> L	V <sub>I</sub> H	V <sub>I</sub> L	X	X	V <sub>C</sub> P	V <sub>P</sub> P	DIN
Program Verify	V <sub>I</sub> L	V <sub>I</sub> L	V <sub>I</sub> H	X	X	V <sub>C</sub> P	V <sub>P</sub> P	DOUT
Program Inhibit	V <sub>I</sub> H	X	X	X	X	V <sub>C</sub> P	V <sub>P</sub> P	High Z
Erase	V <sub>I</sub> L	V <sub>I</sub> H	V <sub>I</sub> L	V <sub>I</sub> L	V <sub>P</sub> E	V <sub>C</sub> P	V <sub>P</sub> E	FF (Hex)
Erase Verify	V <sub>I</sub> L	V <sub>I</sub> L	V <sub>I</sub> H	X	X	V <sub>P</sub> E	V <sub>P</sub> E	DOUT
Erase Inhibit	V <sub>I</sub> H	X	X	X	X	V <sub>C</sub> P	V <sub>P</sub> E	High Z
Product Identifier-manufacturer	V <sub>I</sub> L	V <sub>I</sub> L	X	V <sub>I</sub> L	V <sub>HH</sub>	V <sub>D</sub> D	V <sub>D</sub> D	DA (Hex)
Product Identifier-device	V <sub>I</sub> L	V <sub>I</sub> L	X	V <sub>I</sub> H	V <sub>HH</sub>	V <sub>D</sub> D	V <sub>D</sub> D	01 (Hex)



## 8. DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Operation Temperature	0 to +70	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except VDD, VPP and A9 Pins	-0.5 to VDD +0.5	V
Voltage on VDD Pin with Respect to Ground	-0.5 to +7.0	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

**Note:** Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## 9. CAPACITANCE

(VDD = 5.0V ±5%, TA = 25° C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	COUT	VOUT = 0V	12	pF



## 10. READ OPERATION DC CHARACTERISTICS

(V<sub>DD</sub> = 5.0V ±5%, T<sub>A</sub> = 0 to 70° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>LI</sub>	V <sub>IN</sub> = 0V to V <sub>DD</sub>	-5	-	5	µA
Output Leakage Current	I <sub>LO</sub>	V <sub>OUT</sub> = 0V to V <sub>DD</sub>	-10	-	10	µA
Standby V <sub>DD</sub> Current (TTL input)	I <sub>SB</sub>	#CE = V <sub>IH</sub>	-	-	1	mA
Standby V <sub>DD</sub> Current (CMOS input)	I <sub>SB1</sub>	#CE = V <sub>DD</sub> ±0.2V	-	-	100	µA
V <sub>DD</sub> Operating Current	I <sub>CC</sub>	#CE=V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, f = 5 MHz	-	-	30	mA
V <sub>PP</sub> Operating Current	I <sub>PP</sub>	V <sub>PP</sub> = V <sub>DD</sub>	-	-	10	µA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.2	-	V <sub>DD</sub> +0.5	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA	-	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.1 mA	2.4	-	-	V
V <sub>PP</sub> Operating Voltage	V <sub>PP</sub>	-	V <sub>DD</sub> -0.7	-	V <sub>DD</sub>	V



## Program/Erase DC Characteristics

(TA = 25° C, VDD = 5.0V ±5%, VHH = 12V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	-10	-	10	µA
VDD Program Current	I <sub>CP</sub>	#CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> , #PGM = V <sub>IL</sub>	-	-	30	mA
VDD Erase Current	I <sub>CE</sub>	#CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> , #PGM = V <sub>IL</sub> , A9 = V <sub>HH</sub>	-	-	30	mA
VPP Program Current	I <sub>PP</sub>	#CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> , #PGM = V <sub>IL</sub>	-	-	30	mA
VPP Erase Current	I <sub>PE</sub>	#CE = V <sub>IL</sub> , #OE = V <sub>IH</sub> , #PGM = V <sub>IL</sub> , A9 = V <sub>HH</sub>	-	-	30	mA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	V <sub>ID</sub>	-	11.5	12.0	12.5	V
A9 Erase Voltage	V <sub>ID</sub>	-	11.75	12.0	14.25	V
VPP Program Voltage	V <sub>PP</sub>	-	11.75	12.0	12.25	V
VPP Erase Voltage	V <sub>PE</sub>	-	11.75	12.0	14.25	V
VDD Supply Voltage (Program)	V <sub>CP</sub>	-	4.5	5.0	5.5	V
VDD Supply Voltage (Erase)	V <sub>CE</sub>	-	4.5	5.0	5.5	V
VDD Supply Voltage (Erase Verify)	V <sub>PE</sub>	-	-	5.0	-	V


Note: VDD must be applied simultaneously or before VPP and removed simultaneously or after VPP.

## 11. AC CHARACTERISTICS

### AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V/1.5V
Output Load	$CL = 100 \text{ pF}$ , $I_{OH}/I_{OL} = -0.1 \text{ mA}/1.6 \text{ mA}$ for Read $I_{OH}/I_{OL} = -0.4 \text{ mA}/2.1 \text{ mA}$ for Program/Erase

### AC Test Load and Waveforms





## 12. READ OPERATION AC CHARACTERISTICS

(V<sub>DD</sub> = 5.0V ±5%, T<sub>A</sub> = 0 to 70° C)

PARAMETER	SYMBOL	W27C01-70		UNIT
		MIN.	MAX.	
Read Cycle Time	TRC	70	-	nS
Chip Enable Access Time	TCE	-	70	nS
Address Access Time	TACC	-	70	nS
Output Enable Access Time	TOE	-	30	nS
#OE High to High-Z Output	TDF	-	25	nS
Output Hold from Address Change	TOH	0	-	nS

Note: V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## 13. AC PROGRAMMING/ERASE CHARACTERISTICS


(V<sub>DD</sub> = 5.0V ±5%, T<sub>A</sub> = 25° C )

PARAMETER	SYMBOL	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V <sub>PP</sub> Setup Time	TVPS	2.0	-	-	μS
Address Setup Time	TAS	2.0	-	-	μS
Data Setup Time	TDS	2.0	-	-	μS
#PGM Program Pulse Width	TPWP	95	100	105	μS
#PGM Erase Pulse Width	TPWE	95	100	105	μS
Data Hold Time	TDH	2.0	-	-	μS
#OE Setup Time	TOES	2.0	-	-	μS
Data Valid from #OE	TOEV	-	-	150	nS
#OE High to Output High Z	TDFP	0	-	130	nS
Address Hold Time after #PGM High	TAH	0	-	-	μS
Address Hold Time (Erase)	TAHE	2.0	-	-	μS
#CE Setup Time	TCES	2.0	-	-	μS


Note: V<sub>DD</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## 14. TIMING WAVEFORMS

### AC Read Waveform




### Erase Waveform




Timing Waveforms, Continued


### Programming Waveform



## 15. SMART PROGRAMMING ALGORITHM



## 16. SMART ERASE ALGORITHM





## 17. ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY VDD CURRENT MAX. (µA)	PACKAGE
W27C01-70	70	30	20	600 mil DIP
W27C01P-70	70	30	20	32-Lead PLCC
W27C01Q-70	70	30	20	32-Lead STSOP
W27C01-70Z	70	30	20	600 mil DIP lead free

**Notes:**


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

## 18. PACKAGE DIMENSIONS

### 32-pin P-DIP




### 32-lead PLCC





Package Dimensions, continued

**32-lead STSOP (8 x 14 mm)**

The diagram shows two views of the 32-lead STSOP package. The top view is a side cross-section showing dimensions H<sub>D</sub>, D, e, b, C, and E. The bottom view is a top-down plan view showing lead pitch A<sub>1</sub> and A<sub>2</sub>, lead length L, lead width L<sub>1</sub>, and a logic symbol for output Y.

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A			0.047			1.20
A <sub>1</sub>	0.002		0.006	0.05		0.15
A <sub>2</sub>	0.035	0.040	0.041	0.95	1.00	1.05
b	0.007	0.009	0.010	0.17	0.22	0.27
c	0.004	-----	0.008	0.10	-----	0.21
D	0.488				12.40	
E	0.315				8.00	
H <sub>D</sub>	0.551				14.00	
e	0.020				0.50	
L	0.020	0.024	0.028	0.50	0.60	0.70
L <sub>1</sub>		0.031			0.80	
Y	0.000		0.004	0.00		0.10
θ	0	3	5	0	3	5



## 19. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Apr. 2001	-	Initial Issued
A2	April 15, 2002	All	Modify by W27E01 except VDD = 5.0V ±5%
		5	Modify by W27E01 except VIH = 2.2V (min.) for read operation.
A3	April 14, 2005	15	Adding important notice
A4	Oct. 31, 2006	17	Adding W27C01-70Z lead free package

### Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



**Headquarters**  
No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5665577  
<http://www.winbond.com.tw/>

**Taipei Office**  
9F, No.480, Rueiguang Rd.,  
Neihu District, Taipei, 114,  
Taiwan, R.O.C.  
TEL: 886-2-8177-7168  
FAX: 886-2-8751-3579

**Winbond Electronics Corporation America**  
2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-9436666  
FAX: 1-408-5441798

**Winbond Electronics Corporation Japan**  
7F Daini-ueno BLDG, 3-7-18  
Shinyokohama Kohoku-ku,  
Yokohama, 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

**Winbond Electronics (Shanghai) Ltd.**  
27F, 2299 Yan An W. Rd. Shanghai,  
200336 China  
TEL: 86-21-62365999  
FAX: 86-21-62365998

**Winbond Electronics (H.K.) Ltd.**  
Unit 9-15, 22F, Millennium City,  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*