




- ▼ Simple Drive Requirement
- ▼ Lower Gate Charge
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free




$BV_{DSS}$	60V
$R_{DS(ON)}$	90m $\Omega$
$I_D$	4.1A

### Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface mount application, larger heatsink than SO-8 and SOT package.



### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^3$	4.1	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^3$	3.2	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	10	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2.78	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

### Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	45	$^\circ C/W$



**Electrical Characteristics @  $T_j=25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=2.5A$	-	-	90	$m\Omega$
		$V_{GS}=4.5V, I_D=1.5A$	-	-	120	$m\Omega$
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1	-	3	V
$g_{fs}$	Forward Transconductance <sup>2</sup>	$V_{DS}=10V, I_D=2.5A$	-	7	-	S
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=48V, V_{GS}=0V$	-	-	25	$\mu A$
$I_{GSS}$	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge	$I_D=2.5A$	-	6.5	-	nC
$Q_{gs}$	Gate-Source Charge	$V_{DS}=48V$	-	1.5	-	nC
$Q_{gd}$	Gate-Drain ("Miller") Charge	$V_{GS}=4.5V$	-	3.5	-	nC
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=30V$	-	5	-	ns
$t_r$	Rise Time	$I_D=1A$	-	5	-	ns
$t_{d(off)}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	17	-	ns
$t_f$	Fall Time	$V_{GS}=10V$	-	4	-	ns
$C_{iss}$	Input Capacitance	$V_{GS}=0V$	-	500	-	pF
$C_{oss}$	Output Capacitance	$V_{DS}=25V$	-	55	-	pF
$C_{rss}$	Reverse Transfer Capacitance	$f=1.0MHz$	-	40	-	pF

**Source-Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{SD}$	Forward On Voltage <sup>2</sup>	$I_S=1A, V_{GS}=0V$	-	-	1.3	V
$t_{rr}$	Reverse Recovery Time	$I_S=2A, V_{GS}=0V,$	-	23	-	ns
$Q_{rr}$	Reverse Recovery Charge	$di/dt=100A/\mu s$	-	23	-	nC

**Notes:**

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board,  $t \leq 10sec$  ; 120 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode







Fig 6. Gate Threshold Voltage v.s. Junction Temperature




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**



**Fig 11. Maximum Continuous Drain Current v.s. Ambient Temperature**



**Fig 12. Gate Charge Waveform**