



FQD2N60C / FQU2N60C

N-Channel QFET® MOSFET

600 V, 1.9 A, 4.7 Ω

®


Features

- 1.9 A, 600 V, $R_{DS(on)} = 4.7 \Omega$ (Max.) @ $V_{GS} = 10$ V,
 $I_D = 0.95$ A
- Low Gate Charge (Typ. 8.5 nC)
- Low C_{rss} (Typ. 4.3 pF)
- 100% Avalanche Tested
- RoHS Compliant

Description

These N-Channel enhancement mode power field effect transistors are produced using Corise Semiconductor's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.



Absolute Maximum Ratings

Symbol	Parameter	FQD2N60C / FQU2N60C	Unit
V_{DSS}	Drain-Source Voltage	600	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	1.9	A
	- Continuous ($T_C = 100^\circ\text{C}$)	1.14	A
I_{DM}	Drain Current - Pulsed	(Note 1)	A
V_{GSS}	Gate-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	mJ
I_{AR}	Avalanche Current	(Note 1)	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$)*	2.5	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	44	W
	- Derate above 25°C	0.35	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	FQD2N60C / FQU2N60C	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case, Max.	2.87	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient*	50	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient, Max.	110	$^\circ\text{C}/\text{W}$

* When mounted on the minimum pad size recommended (PCB Mount)

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQD2N60C	FQD2N60C	D-PAK	-	-	
FDU2N60C	FDU2N60C	I-PAK	-	-	

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600	--	--	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	--	0.6	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 600 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	--	--	1	μA
		$V_{\text{DS}} = 480 \text{ V}, T_C = 125^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA
On Characteristics						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 0.95 \text{ A}$	--	3.6	4.7	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 40 \text{ V}, I_D = 0.95 \text{ A}$ (Note 4)	--	5.0	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$	--	180	235	pF
C_{oss}	Output Capacitance		--	20	25	pF
C_{rss}	Reverse Transfer Capacitance		--	4.3	5.6	pF
Switching Characteristics						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 300 \text{ V}, I_D = 2 \text{ A}, R_G = 25 \Omega$	--	9	28	ns
t_r	Turn-On Rise Time		--	25	60	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	24	58	ns
t_f	Turn-Off Fall Time		--	28	66	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 480 \text{ V}, I_D = 2 \text{ A}, V_{\text{GS}} = 10 \text{ V}$	--	8.5	12	nC
Q_{gs}	Gate-Source Charge		--	1.3	--	nC
Q_{gd}	Gate-Drain Charge		--	4.1	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	1.9	A	
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	7.6	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}, I_S = 1.9 \text{ A}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}, I_S = 2 \text{ A}, dI_F/dt = 100 \text{ A}/\mu\text{s}$	--	230	--	ns
Q_{rr}	Reverse Recovery Charge		--	1.0	--	μC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 56\text{mH}$, $I_{AS} = 2\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25 \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 2\text{A}$, $d/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq \text{BV}_{\text{DSS}}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Typical Drain Current Slope vs. Gate Resistance








Figure 12. Typical Drain-Source Voltage Slope vs. Gate Resistance



Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms







D-PAK



I-PAK



NOTES: UNLESS OTHERWISE SPECIFIED

- A) ALL DIMENSIONS ARE IN MILLIMETERS.
 - B) THIS PACKAGE CONFORMS TO JEDEC, TO-251, ISSUE C, VARIATION AA, DATED SEP 1988.
 - C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.