Toshiba

TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ROM NICHANNEL SLICON STACKED GATE MOS

TMM2732D TMM2732D-2

DESCRIPTION

The TMM2732D is a 4096 word x 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM2732D's maximum access time is 350ns/250ns, and the TMM2732D operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. The maximum active current is 150mA and the maximum standby current is 25mA/35mA.

For program operation, the programming is achieved by applying a 50ms active TTL low program pulse to the \overline{CE} input, and it is possible to program sequentially, individually, or at random.

The TMM2732D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package.

FEATURES

- · Single 5-volt power supply
- · Fast access time

TMM2732D : 350ns TMM2732D-2 : 250ns

· Power dissipation

150mA (Max.) (Active)

25mA (Max.) (Standby: TMM2732D) 35mA (Max.) (Standby: TMM2732D-2)

Low power standby mode : CE

Output buffer control : OE

· Fully Static operation

· Programs with one 50ms pulse

- DataShe Single location programming
 - Total programming time about 200 seconds
 - Three state outputs
 - Inputs and Outputs
 Directly TTL compatible
 - Pin compatible with i2732 and ROM-TMM2332P


PIN CONNECTION



PIN NAMES

	τ - ,,
A ₀ ~ A ₁₁	Address Inputs
00 ~ 07	Data Outputs (Inputs)
ĈĒ	Chip Enable Input
OE/V _{PP}	Output Enable Input/Program Power
taSæet4	Power (+5V)
GND	Ground

BLOCK DIAGRAM



DataShee

MODE SELECTION

	PINS (NO.)	CE (18)	0E/Vpp (20)	V _{CC} (24)	Outputs (9-11, 13-17)	
	Read	VIL	+ · · · V _{IL}	+5V	D _{OUT}	
	Output Deselect	*	VIH	+5V	High Impedance	
et4U.0	Standby	V _{IH}	*	+5V	'High Impedance	hatashe
	Program	VIL	Vpp	+5V ~	D _{IN}	Dalaons
	Program Verify	V _{IL}	V _{IL}	+5V	D _{OUT}	
	Program Inhibit	VIH	Vpp	+5∨	High Impedance	

^{*:} VIH or VIL

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
Vcc	V _{CC} Supply Voltage	-0.3 ~ 7.0	V
OE/V _{PP}	Program Supply Voltage	-0.3 ~ 26.5	V
V _{IN}	Input Voltage	-0.3 ~ 7.0	V
Vout	Output Voltage	-0.3 ~ 7.0	V
P _D	Power Dissipation	1.6	W
TSOLDER	Soldering Temperature - Time	260 - 10	°C - sec
T _{STRG}	Storage Temperature	-65 ~ 125	°C
TOPR	Operating Temperature	0~70	°C

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc	V _{CC} Supply Voltage	4.75	5.0	5.25	V
VIH	Input High Voltage	2.0	-	V _{CC} + 1.0	V
VIL	Input Low Voltage	-0.3	_	0.8	V

D.C. AND OPERATING CHARACTERISTICS (Ta = 0 ~ 70°C, V_{CC} = 5V ± 5%, unless otherwise noted)

	SYMBOL	PARAMETER	CONDITIONS $V_{IN} = 0 \sim 5.25V$ $V_{OUT} = 0.4 \sim 5.25V$		MIN,	TYP.	MAX.	UNIT
	կլ	Input Load Current				-	± 10	μΑ
	lLO	Output Leakage Current			_		± 10	μΑ
		V _{CC} Current (Standby)	==	TMM2732D	-		25	mA
	ICC1		CE = VIH	TMM2732D-2			35	
,	lcc2	V _{CC} Current (Active)	CE = VIL		-	-	150	mA
)ataS	hew4U.	Output Low Voltage	I _{OL} = 2.1mA I _{OH} = -400μA		-		0.4	V
	VoH	Output High Voltage			2.4		-	V

A.C. CHARACTERISTICS

et4U

 $(Ta = 0 \sim 70^{\circ}C, V_{CC} = 5V \pm 5\%, unless otherwise noted)$

	0.0.11.	OCHIDITIONS	TMM:	TMM2732D		TMM2732D-2	
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	MIN.	MAX.	UNIT
tACC	Address Access Time	CE = OE = V _{IL}	_	350	-	250	ns
tee	CE to Output Valid	OE = VIL		350		250	ns
COL	OE to Output Valid	CE = V _{IL}		120		100	ns
t _{DF1}	CE to Output in High-Z	OE = VIL, CE = VIH	0	100	0	90	ns
t _{DF2}	OE to Output in High-Z	CE = VIL, OE = VIH	0	100	0	90	ns
toH	Output Data Hold Time	CE = OE = V _{IL}	0		0		ns

DataShee

A.C. TEST CONDITIONS

Output Load : 1TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Times : $\leq 20 \text{ ns}$ Input Pulse Levels : $0.8 \sim 2.2 \text{V}$

Timing Measurement Reference Level: Inputs 1V and 2V

Outputs 0.8V and 2V


CAPACITANCE

* (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
GN1	Input Capacitance Except OE/Vpp	V _{IN} = 0V		_	6	pF
G _{N2}	Input Capacitance (OE/V _{PP})	STUPE OVICOI	1	_	20	pF
Cour	Output Capacitance	V _{OUT} = 0V	_	_	12	pF

^{*} This parameger is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TYPICAL CHARACTERISTIC DATA

ري 25 ş 25 et4U.com ∯ 200 岁 200 5 VCC (V) VCC (V) KOE VS. VCC TACC, TCE, TOE VS. Ta 200 V_{CC} = 5.0V C_L = 100pF Ta = 25°C 10E 150 ţ. Ś Normalized tACC. V_{CC} (V) Ta (°C) ICC2 VS. VCC A TACC VS. CL V_{CC} = 5.0V Ta = 25°C CE - DV Ta = 25°C S 1.1 ŝ ataSheet4 ... A tACC 300 CL (pF) VCC (V) ICC1 VS. VCC CC2 vs. Ta V_{CC} = 5.0V ČE = 0V CE = 2.0V Ta = 25°C Normalized ICC2 8.0 5 VCC (VI 40 Ta (°C) ICC1 VS. Ta V_{IH}/V_{IL} vs. Ta V_{CC} = 5.0V ٤1. Normalization or N/H 1.6 DataSheet4U.com 40 Ta (°C) Ta (°C)

DataShee

PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN,	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	_	V _{CC} + 1.0	V
Mr.	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Supply Voltage	4.75	5.0	5.25	V
V _{PP}	Program Input Voltage	24	25	26	V

DataShee

D.C. PROGRAMMING CHARACTERISTICS (Ta = 25±5°C, V_{CC} = 5V±5%, V_{PP} = 25V±1V)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Li	Input Current	V _{IN} = 0 ~ 5.25V	_		± 10	μΑ
VoH	Output High Voltage	I _{OH} =400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	_		0.4	V
lcc	V _{CC} Supply Current	_	-	-	150	mA
· Ipp	V _{PP} Supply Current	CE = V _{IL} , OE = V _{PP}	-	! -	30	mA

A.C. PROGRAMMING CHARACTERISTICS

 $(\Upsilon_a = 25 \pm 5^{\circ} C, V_{CC} = 5V \pm 5\%, V_{PP} = 25V \pm 1V)$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Set Up Time	DataSheet4U.co	·m	Ī -	μs
toes	OE Set Up Time	Dataonect 20.00	7111 -	_	μs
t _{DS}	Data Set Up Time	2	-	-	μs
(1)t _{AH}	Address Hold Time	0	_	-	μs
[†] OEH	OE Hold Time	2	_		μs
t _{DH}	Data Hold Time	2	-	_	μs
t _{DF}	CE to Output in High-Z	-	-	100	ns
t _{CE}	CE to Output Valid	w.e.		350	ns
tpw	Program Pulse Width	45	50	55	ms
t _{PRT}	V _{PP} Pulse Rise Time	50	_	-	ns
tva	V _{PP} Recovery Time	2			μs

Note (1) t_{AH} (Program Operation 1) = 0μ s min. tAH (Program Operation 2) = 2µs min.

Refer to Timing Waveforms


A.C. TEST CONDITIONS

• Input Pulse Rise and Fall Times : ≤ 20ns Input Pulse Levels : 0.8V ~ 2.2V ▼ Timing Measurement Reference Level — Inputs : 1V & 2V


Outputs : 0.8V & 2.0V

TIMING WAVEFORMS (PROGRAM OPERATION)

Program Operation 1.



Program Operation 2. (OE/Vpp = Vpp)



Note: 1. VCC must be applied simultaneously or before Vpp and cut off simultaneously or after Vpp.

- 2. Sometimes removing the device from socket and setting the device in socket under the condition Vpp = 25V ± 1V may cause permanent
- damage to the device.
- The Vpp supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the Vpp input.
 When the switching pulse voltage is applied to the Vpp input, the over-shoot voltage of its pulse should bot be exceeded 26V.

ERASURE CHARACTERISTICS

The TMM2732D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated does (ultraviolet light intensity [w/cm²] x exposure time [sec.]) for erasure should be a minimum of 15 [w. sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

DataSheet4U.com

And using commercial lamps whose uttraviolet light intensisty is a 12000 $[\mu w/cm^2]$ will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 $[\mu w/cm^2]$ x (20 x 60) $[\sec] \cong 15 [w, \sec/cm]$.)

DataShee

The TMM2732D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include $3000 \sim 4000$ Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TMM2732D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for $\overline{\text{OE}}/\text{VPP}$. In the read operation mode, a single 5-volt

power supply is required and the levels required for all inputs are TTL.

In the program operation mode the \overline{OE}/Vpp is pulsed from a TTL level to 25V.

DataShee

	PINS (NO.)	CE (18)	OE/V _{PP} (20)	V _{CC} (24)	O ₀ ~ O ₇ (9-11, 13-17)
MODE READ	READ	V.	VIL	+5V	DATA OUTPUT
OPERATION	OUTPUT DESELECT	V _{IL}	VIH	+5V	HIGH IMPEDANCE
${Ta = 0 \sim 70^{\circ}C}$	STANDBY	ViH	*	+5V	HIGH IMPEDANCE
PROGRAM	PROGRAM	VIL	V _{PP}	+5V	DATA INPUT
OPERATION	PROGRAM VERIFY	V _{IL}	VIL	+5V	DATA OUTPUT
(Ta = 25 ± 5°C)	PROGRAM INHIBIT	V _{IH}	Vpp	+5V	HIGH IMPEDANCE

* : VIH or VIL

READ MODE

The TMM2732D has two control functions. Chip Enable (\overline{CE}) controls the operation power and should be used for device selection. Output Enable (\overline{OE}) controls the output buffers, independent of device selection.

Assuming that $\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$, the output data is valid at the outputs after address access time (350ns/

250ns max.) from stabilizing of the addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time.

Assuming that $\overline{CE} = V_{IL}$ and address are stable, the output data is valid at the outputs after to (120ns/100ns max.) from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{\text{OE}} = \text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TMM2732D's can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM2732D has a low power standby mode controlled by \overline{CE} signal. By applying a TTL high level signal to the \overline{CE} input, the TMM2732D is placed in the standby mode which reduce the operating cur-

rent from 150mA to 25mA/35mA, and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

DataSheet4U.com

PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732D are in the '1' state which is erased state. Therefore the program operation is to introduce '0s' data into the desired bit locations by electrically programming. The TMM2732D is set up in the program operation mode when applied the program input voltage (+25V) to the \overline{OE}/Vpp input under $\overline{CE} = V_{IH}$

Then programming is achieved by applying a 50ms active low TTL program pulse to the CE input after

the addresses and data are stable. This program pulse should be a single pulse with 50ms pulse width per address word, and its maximum value is 55mS. The levels required for the address and data inputs are TTL. The TMM2732D can be programmed at any time individually, sequentially, or at random. The TMM2732D must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with $\overline{\text{OE}}/\text{Vpp}$ and $\overline{\text{CE}}$ at V_{IL} .


Data should be verified after t_{CE} (350ns max.) from the falling edge of \overline{CE} .

PROGRAM INHIBIT MODE

Under the condition that the program input voltage (+25V) is applied to the $\overline{\text{OE}}/\text{Vpp}$ input, a TTL high level $\overline{\text{CE}}$ input inhibits the TMM2732D from being programmed.

programming of two or more TMM2732D's in a TTL paralled with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ are commonly connected, and the program pulse is applied to the $\overline{\text{CE}}$ DataSheinput of the desired device only and the TTL high level signal is applied to the other devices.

OUTLINE DRAWINGS



Note 1. Each lead pitch is 2,54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

ONov., 1981 Toshiba Corporation

^{2.} This value is measured at the end of leads.

^{3.} All dimensions are in millimeters.