



CYPRESS SEMICONDUCTOR

T-46-23-10
ADVANCED INFORMATION.

CY7C1006

256K x 4 Static R/W RAM

Features

- High speed
— $t_{AA} = 15 \text{ ns}$
- CMOS for optimum speed/power
- Low active power
— 800 mW
- Low standby power
— 250 mW
- Low data-retention power
— 100 μW at 2.0V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

Functional Description


The CY7C1006 is a high-performance CMOS static RAM organized as 262,144 words by 4 bits. Easy memory expansion is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state drivers. The device has an automatic power-down feature that reduces power consumption by more than 65% when deselected.

Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. Data on the four I/O pins (I/O₀ through I/O₃) is then written into the location specified on the address pins (A₀ through A₁₇).

Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing write enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the four I/O pins.

The four input/output pins (I/O₀ through I/O₃) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE and WE LOW).

The CY7C1006 is available in standard 300-mil-wide DIPs and SOJs.



Selection Guide

		7C1006-15	7C1006-20	7C1006-12
Maximum Access Time (ns)		15	20	25
Maximum Operating Current (mA)	Commercial	145	145	145
	Military		150	150
Maximum Standby Current (mA)	Commercial	45	45	45
	Military		50	50

Document #: 38-00201