

SMPS MOSFET

HEXFET® Power MOSFET


Applications

- High frequency DC-DC converters

V_{DSS}	$R_{DS(on) \max}$	I_D
150V	0.18Ω	14A

Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	14	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	9.8	
I_{DM}	Pulsed Drain Current ①	56	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	86	W
	Linear Derating Factor	0.57	W/°C
V_{GS}	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	3.8	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Typical SMPS Topologies

- Telecom 48V input Active Clamp Forward Converter

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	150	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔV _{(BR)DSS/ΔT_J}	Breakdown Voltage Temp. Coefficient	—	0.17	—	V/°C	Reference to 25°C, I _D = 1mA ⑥
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.18	Ω	V _{GS} = 10V, I _D = 8.3A ④
V _{GS(th)}	Gate Threshold Voltage	3.0	—	5.5	V	V _{DS} = V _{GS} , I _D = 250μA
I _{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V _{DS} = 150V, V _{GS} = 0V
		—	—	250		V _{DS} = 120V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 30V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -30V

Dynamic @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
g _{fs}	Forward Transconductance	5.0	—	—	S	V _{DS} = 50V, I _D = 8.3A
Q _g	Total Gate Charge	—	19	29	nC	I _D = 8.3A
Q _{gs}	Gate-to-Source Charge	—	5.5	8.2		V _{DS} = 120V
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	9.4	14		V _{GS} = 10V, ④
t _{d(on)}	Turn-On Delay Time	—	8.0	—	ns	V _{DD} = 75V
t _r	Rise Time	—	26	—		I _D = 8.3A
t _{d(off)}	Turn-Off Delay Time	—	12	—		R _G = 11Ω
t _f	Fall Time	—	11	—		V _{GS} = 10V ④
C _{iss}	Input Capacitance	—	620	—	pF	V _{GS} = 0V
C _{oss}	Output Capacitance	—	130	—		V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	—	38	—		f = 1.0MHz
C _{oss}	Output Capacitance	—	780	—		V _{GS} = 0V, V _{DS} = 1.0V, f = 1.0MHz
C _{oss}	Output Capacitance	—	62	—		V _{GS} = 0V, V _{DS} = 120V, f = 1.0MHz
C _{oss eff.}	Effective Output Capacitance	—	110	—		V _{GS} = 0V, V _{DS} = 0V to 120V ⑤
		—	—	—		


Avalanche Characteristics





	Parameter	Typ.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy②	—	130	mJ
I _{AR}	Avalanche Current①	—	8.3	A
E _{AR}	Repetitive Avalanche Energy①	—	8.6	mJ

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	1.75	°C/W
R _{θJA}	Junction-to-Ambient (PCB mount)*	—	50	
R _{θJA}	Junction-to-Ambient	—	110	

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	14	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	56		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _J = 25°C, I _S = 8.3A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	110	—	ns	T _J = 25°C, I _F = 8.3A
Q _{rr}	Reverse Recovery Charge	—	520	—	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices


Fig 14. For N-Channel HEXFET® Power MOSFETs

D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



- NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- NOTES :
1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 3.8\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 8.3\text{A}$.
- ③ $I_{SD} \leq 8.3\text{A}$, $di/dt \leq 280\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS}