


General Description

The AOD4185/AOI4185 uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge. With the excellent thermal resistance of the DPAK/IPAK package, this device is well suited for high current applications.

Features

$V_{DS} (V) = -40V$
 $I_D = -40A$ ($V_{GS} = -10V$)
 $R_{DS(ON)} < 15m\Omega$ ($V_{GS} = -10V$)
 $R_{DS(ON)} < 20m\Omega$ ($V_{GS} = -4.5V$)



Absolute Maximum Ratings $T_C=25^\circ C$ unless otherwise noted

| Parameter | Symbol | Maximum | Units |
|--|----------------|-------------------|------------|
| Drain-Source Voltage | V_{DS} | -40 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Continuous Drain Current ^{B,H} | I_D | $T_C=25^\circ C$ | -40 |
| | | $T_C=100^\circ C$ | -31 |
| Pulsed Drain Current ^C | I_{DM} | -115 | A |
| Avalanche Current ^C | I_{AR} | -42 | |
| Repetitive avalanche energy $L=0.1mH$ ^C | E_{AR} | 88 | mJ |
| Power Dissipation ^B | P_D | $T_C=25^\circ C$ | 62.5 |
| | | $T_C=100^\circ C$ | 31 |
| Power Dissipation ^A | P_{DSM} | $T_A=25^\circ C$ | 2.5 |
| | | $T_A=70^\circ C$ | 1.6 |
| Junction and Storage Temperature Range | T_J, T_{STG} | -55 to 175 | $^\circ C$ |

Thermal Characteristics

| Parameter | Symbol | Typ | Max | Units |
|--|-----------------|-----|-----|--------------|
| Maximum Junction-to-Ambient ^{A,G} | $R_{\theta JA}$ | 15 | 20 | $^\circ C/W$ |
| $t \leq 10s$ | | | | |
| Maximum Junction-to-Ambient ^{A,G} | $R_{\theta JC}$ | 41 | 50 | $^\circ C/W$ |
| Steady-State | | | | |
| Maximum Junction-to-Case ^{D,F} | $R_{\theta JC}$ | 2 | 2.4 | $^\circ C/W$ |
| Steady-State | | | | |

Electrical Characteristics (T_J=25°C unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------------------|---------------------------------------|---|-------------------------------------|------------|----------|-------|
| STATIC PARAMETERS | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | I _D =-250μA, V _{GS} =0V | -40 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} =-40V, V _{GS} =0V T _J =55°C | | | -1 -5 | μA |
| I _{GSS} | Gate-Body leakage current | V _{DS} =0V, V _{GS} = ±20V | | | ±100 | nA |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} =V _{GS} , I _D =-250μA | -1.7 | -1.9 | -3 | V |
| I _{D(ON)} | On state drain current | V _{GS} =-10V, V _{DS} =-5V | -115 | | | A |
| R _{DS(ON)} | Static Drain-Source On-Resistance | V _{GS} =-10V, I _D =-20A T _J =125°C | | 12.5 19 | 15 23 | mΩ |
| | | V _{GS} =-4.5V, I _D =-15A | | 16 | 20 | |
| g _{FS} | Forward Transconductance | V _{DS} =-5V, I _D =-20A | | 50 | | S |
| V _{SD} | Diode Forward Voltage | I _S =-1A, V _{GS} =0V | | -0.72 | -1 | V |
| I _S | Maximum Body-Diode Continuous Current | | | | -20 | A |
| DYNAMIC PARAMETERS | | | | | | |
| C _{iss} | Input Capacitance | V _{GS} =0V, V _{DS} =-20V, f=1MHz | | 2550 | | pF |
| C _{oss} | Output Capacitance | | | 280 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 190 | | pF |
| R _g | Gate resistance | V _{GS} =0V, V _{DS} =0V, f=1MHz | 2.5 | 4 | 6 | Ω |
| SWITCHING PARAMETERS | | | | | | |
| Q _g (-10V) | Total Gate Charge | V _{GS} =-10V, V _{DS} =-20V, I _D =-20A | | 42 | 55 | nC |
| Q _g (-4.5V) | Total Gate Charge | | | 18.6 | | |
| Q _{gs} | Gate Source Charge | | | 7 | | nC |
| Q _{gd} | Gate Drain Charge | | | 8.6 | | nC |
| t _{D(on)} | Turn-On DelayTime | V _{GS} =-10V, V _{DS} =-20V, R _L =1Ω, R _{GEN} =3Ω | | 9.4 | | ns |
| t _r | Turn-On Rise Time | | | 20 | | ns |
| t _{D(off)} | Turn-Off DelayTime | | | 55 | | ns |
| t _f | Turn-Off Fall Time | | | 30 | | ns |
| t _{rr} | Body Diode Reverse Recovery Time | | I _F =-20A, dI/dt=100A/μs | | 38 | 49 |
| Q _{rr} | Body Diode Reverse Recovery Charge | I _F =-20A, dI/dt=100A/μs | | 47 | | nC |

A: The value of R_{θJA} is measured with the device in a still air environment with T_A=25° C. The power dissipation P_{DSM} and current rating I_{DSM} are based on T_{J(MAX)}=150° C, using steady state junction-to-ambient thermal resistance.

B: The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=175° C.

D: The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G: These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

H: The maximum current rating is limited by bond-wires.

*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).

Rev4: April, 2012

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note B)




Figure 13: Current De-rating (Note B)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)








Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

