L7C164/165/166

Features

☐ 16K by 4 Static RAM with common I/O

- □ Auto-Powerdown™ design
- ☐ Advanced CMOS technology
- ☐ High speed to 20 ns worst-case
- ☐ Low Power Operation Active: 285 mW typical at 45 ns Standby: 50 µW typical
- ☐ Data retention at 2 V for battery backup operation
- ☐ Plug-compatible with IDT 7188/7198, Cypress CY7C164/166
- ☐ Package styles available:
 - 22/24-pin Plastic DIP
 - 22/24-pin Sidebraze, Hermetic DIP
 - 22/24-pin CerDIP
 - 22/28-pin Ceramic LCC
 - 24-pinPlastic SOIC (Gull-Wing)
 - 24-pin Plastic SOJ (J-Lead)

Description

The L7C164, L7C165, and L7C166 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C164 has a single active-low Chip Enable. The L7C165 has two Chip Enables and a separate Output Enable. The L7C166 has a single Chip Enable and an Output Enable. Parts are available in five speed categories with worst-case access times from 20 ns to 85 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 285 mW (typical) at 45 ns. Dissipation drops to 25 mW (typical) when the memory is deselected (Enable is high).

T-46-23-10


Two standby modes are available. Proprietary Auto-Powerdown circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C164, L7C165, and L7C166 consumes only 3 μ W (typical) at 2 V, for effective battery back-up operation.

The L7C164, L7C165, and L7C166 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A13. For the L7C164, reading from a designated location is accomplished by presenting an address and then taking CE1 low while WE remains high. For the L7C165 and L7C166, both CE1 and CE2 must be low. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when CE or OE is high or WE is low.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C164, L7C165, and L7C166 can withstand an injection current of up to 200 mA on any pin without damage.



LOGIC

2-17

T-46-23-10

Maximum Ratings
Above which useful life may be impaired (Notes 1, 2)

Storage temperature	
Operating ambient temperature	55℃ to +125℃
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

Operating Conditions
To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage	
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ Vcc ≤ 5.5 V	
Active Operation, Military	-55°C to +125°C	$4.5 \text{ V} \leq \text{V}CC \leq 5.5 \text{ V}$	
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$	
Data Retention, Military	-55°C to +125°C	2.0 V ≤ Vcc ≤ 5.5 V	

Electrical Characteristics Over Operating Conditions

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Vон	Output High Voltage	IOH = -4.0 mA, VCC = 4.5 V	2.4			٧
Vol	Output Low Voltage	IOL = 8.0 mA			0.4	٧
VIH	Input High Voltage		2.0		Vcc + 0.3	٧
VIL	Input Low Voltage	Note 3	-3.0		0.8	٧
lix	Input Current	Ground ≤ Vi ≤ Vcc	-10		+10	μΑ
loz	Output Leakage Current	Ground ≤ Vo ≤ Vcc, CE = Vcc	-50		+50	μА
los	Output Short Current	Vo = Ground, Vcc = Max, Note 4			-350	mA
ICC2	Vcc Current, Inactive	Notes 5, 7		5.0	20	mΑ
ICC3	VCC Current, Standby	Note 8		10	250	μΑ
ICC4	Vcc Current, DR Mode	Vcc = 2.0 V, Note 9		1.5	50	μA
Cı	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
Co	Output Capacitance	Test Frequency = 1 MHz, Note 10			7	рF

		·	L7C164/165/166-						
Symbol	Parameter	Test Condition	85	45	35	25	20	15	Unit
Icc1	VCC Current, Active	Notes 5, 6	45	70	85	120	145		mA

DEVICES INCORPORATED

L7C164/165/166

T-46-23-10

Switching Characteristics Over Operating Range (ns)

Read Cycle (Notes 11, 12, 21, 22, 23, 24)

		L7C164/165/166-											
	Parameter	8	5 45		5	35		25		5 20		15	
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	85		45		35		25		20		15	
I AVQV	Addr Valid to Output Valid (13, 14)		85		45		35		25		20	80	∞1 5
taxqx	Addr Change to Output Change	5		5		5		5		5		3🎇	
tclqv	Chip Enable Low to Output Valid (13, 15)		85		45		35		25		20	*	15
tclqz	Chip Enable Low to Output Low Z (20, 21)	5		5		5		5		5		5 88	65555
tchqz	Chip Enable High to Output High Z (20, 21)		30		15		15		10		8	**	 8
tolqv	Output Enable Low to Output Valid		35		20		15		12		10	88	8
tolqz	Output Enable Low to Output Low Z (20, 21)	3		3		3		3		3		3	
tонqz	Output Enable High to Output High Z (20, 21)		30		15		12		10		8	8	8
tpU	CE or WE Low to Power Up (10, 19)	0		0		0		0		0		0.8	lu.
tPD	Power Up to Power Down (10, 19)		85		45		35		25		20		20

Write Cycle (Notes 11, 12, 22, 23, 24)


				L7C164/165/166-									
			85		45		35		25		20		5
Symbol	Parameter	Min	Max	Min	Max	Min	Max.	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	75		40		25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	65		30		25		20		17		12	\$08
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0		0	
t avew	Address Valid to End of Write Cycle	65		30		25		20		17		12	%. ***
tewax	End of Write Cycle to Address Change	0		0		0		0		0		0,5	0000 0000
twlew	Write Enable Low to End of Write Cycle	45		20		20		20		1 <i>7</i>		12	33 60 50
t DVEW	Data Valid to End of Write Cycle	35		15		15		15		13		10	
tewdx	End of Write Cycle to Data Change	0		0		0		0		0		0	
twhqz	Write Enable High to Output Low Z (20, 21)	5		5		5		5		5		5	5 .
twlqz	Write Enable Low to Output High Z (20, 21)		35		15		10		7		7	8.	7
tCHVL	Chip Enable High to Data Retention (10)	0		0		0		0		0		0	

DEVICES INCORPORATED


T-46-23-10

Switching Waveforms

Read Cycle — Address Controlled (Notes 13, 14)




Read Cycle — CE/OE Controlled (Notes 13, 15)




L7C164/165/166

T-46-23-10

Write Cycle — WE Controlled (Notes 16, 17, 18, 19)



Write Cycle — CE Controlled (Notes 16, 17, 18, 19)



Logic


DEVICES INCORPORATED

— Memory Products


2-21

T-46-23-10

Data Retention



Test Loads and Transition Times





DEVICES INCORPORATED

T-46-23-10

Notes

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. 'Typical' supply current values are not shown but may be approximated. At a VCC of 5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 6. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously enabled for reading, i.e., $\overline{CE} \leq VIL$, $\overline{WE} \geq VIH$.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge VIH$.
- 8. Tested with outputs open and all address and data inputs stable. The

device is continuously disabled, i.e., $\overline{\text{CE}} = \text{VCC}$. Input levels are within 0.5 V of VCC or ground.

- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq VCC 0.3 V. For all other inputs VIN \geq VCC 0.3 or VIN \leq 0.3 V is required to ensure full power down.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading for specified IOL and IOH plus 30 pF.
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. taVEW, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid priorto or coincident-with the \overline{CE} transition to low.
- 16. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
- 17. If WE goes low before or concurrent with CE going low, the output remains in a high impedance state.

- 18. If \overrightarrow{CE} goes high before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE
- b. Falling edge of WE (CE active)
- c. Transition on any address line (\overline{CE} active)
- d. Transition on any data line (CE and WE active)

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Figure 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. \overrightarrow{CE} or \overrightarrow{WE} must be high during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

address and data

DEVICES INCORPORATED

T-46-23-10

Ordering Information

Commercial Operating Range (0°C to +70°C)

	Performance							
Package Style	85 ns	45 ns	35 ns	25 ns	20 ns	15 ns		
L7C164								
22-pin Plastic DIP (0.3") — P8	L7C164PC85	L7C164PC45	L7C164PC35	L7C164PC25	L7C164PC20			
22-pin Sidebraze (0.3") Hermetic DIP — D8	L7C164DC85	L7C164DC45	L7C164DC35	L7C164DC25	L7C164DC20			
24-pin SOIC — U1	L7C164UC85	L7C164UC45	L7C164UC35	L7C164UC25	L7C164UC20			
24-pin SOJ — W1	L7C164WC85	L7C164WC45	L7C164WC35	L7C164WC25	L7C164WC20			
22-pin CerDIP (0.3") — C3	L7C164CC85	L7C164CC45	L7C164CC35	L7C164CC25	L7C164CC20			
22-pin Ceramic LCC — K4	L7C164KC85	L7C164KC45	L7C164KC35	L7C164KC25	L7C164KC20			
L7C165								
24-pin Plastic DIP (0.3") P2	L7C165PC85	L7C165PC45	L7C165PC35	L7C165PC25	L7C165PC20			
24-pin SOIC — U1	L7C165UC85	L7C165UC45	L7C165UC35	L7C165UC25	L7C165UC20			
24-pin SOJ — W1	L7C165WC85	L7C165WC45	L7C165WC35	L7C165WC25	L7C165WC20			
24-pin Sidebraze (0.3") Hermetic DIP — D2	L7C165DC85	L7C165DC45	L7C165DC35	L7C165DC25	L7C165DC20			
24-pin CerDIP (0.3") — C1	L7C165CC85	L7C165CC45	L7C165CC35	L7C165CC25	L7C165CC20			
L7C166		'						
24-pin Plastic DIP (0.3") — P2	L7C166PC85	L7C166PC45	L7C166PC35	L7C166PC25	L7C166PC20			
24-pin SOIC — U1	L7C166UC85	L7C166UC45	L7C166UC35	L7C166UC25	L7C166UC20			
24-pin SOJ — W1	L7C166WC85	L7C166WC45	L7C166WC35	L7C166WC25	L7C166WC20			
24-pin Sidebraze (0.3") Hermetic DIP — D2	L7C166DC85	L7C166DC45	L7C166DC35	L7C166DC25	L7C166DC20			
24-pin CerDiP (0.3") — C1	L7C166CC85	L7C166CC45	L7C166CC35	L7C166CC25	L7C166CC20			
28-pin Ceramic LCC — K5	L7C166KC85	L7C166KC45	L7C166KC35	L7C166KC25	L7C166KC20			

Ordering Information

Military Operating Range (-55°C to +125°C)

T-46-23-10

	Performance						
Package Style	85 ns	45 ns	35 ns	25 ns	20 ns		
L7C164							
22-pin Sidebraze (0.3") Hermetic DIP — D8	L7C164DM85 L7C164DME85 L7C164DMB85	L7C164DM45 L7C164DME45 L7C164DMB45	L7C164DM35 L7C164DME35 L7C164DMB35	L7C164DM25 L7C164DME25 L7C164DMB25			
22-pin CerDIP (0.3") — C3	L7C164CM85 L7C164CME85 L7C164CM885	L7C164CM45 L7C164CME45 L7C164CMB45	L7C164CM35 L7C164CME35 L7C164CMB35	L7C164CM25 L7C164CME25 L7C164CMB25			
22-pin Ceramic LCC — K4	L7C164KM85 L7C164KME85 L7C164KMB85	L7C164KM45 L7C164KME45 L7C164KMB45	L7C164KM35 L7C164KME35 L7C164KMB35	L7C164KM25 L7C164KME25 L7C164KMB25			
L7C165							
24-pin Sidebraze (0.3") Hermetic DIP — D2	L7C165DM85 L7C165DME85 L7C165DMB85	L7C165DM45 L7C165DME45 L7C165DMB45	L7C165DM35 L7C165DME35 L7C165DMB35	L7C165DM25 L7C165DME25 L7C165DMB25			
24-pin CerDIP (0.3") — C1	L7C165CM85 L7C165CME85 L7C165CMB85	L7C165CM45 L7C165CME45 L7C165CMB45	L7C165CM35 L7C165CME35 L7C165CMB35	L7C165CM25 L7C165CME25 L7C165CMB25			
L7C166		·					
24-pin Sidebraze (0.3") Hermetic DIP — D2	L7C166DM85 L7C166DME85 L7C166DMB85	L7C166DM45 L7C166DME45 L7C166DMB45	L7C166DM35 L7C166DME35 L7C166DMB35	L7C166DM25 L7C166DME25 L7C166DMB25			
24-pin CerDIP (0.3") — C1	L7C166CM85 L7C166CME85 L7C166CMB85	L7C166CM45 L7C166CME45 L7C166CMB45	L7C166CM35 L7C166CME35 L7C166CMB35	L7C166CM25 L7C166CME25 L7C166CMB25			
28-pin Ceramic LCC — K5	L7C166KM85 L7C166KME85 L7C166KMB85	L7C166KM45 L7C166KME45 L7C166KMB45	L7C166KM35 L7C166KME35 L7C166KMB35	L7C166KM25 L7C166KME25 L7C166KMB25			

T-46-23-10

L7C164 Pin Assignments

(22-pin — P8, D8, C3)

Pin	Pin Function		Function
1	A0	12	WE
2	A1	13	lo/Oo
3	A2	14	11/01
4	Аз	15	12/O2
5	A4	16	l3/O3
6	A 5	17	A9
7	A6	18	A10
8	A7	19	A11
9	A8	20	A12
10	ČĒ	21	A13
11	GND	22	Vcc

L7C164 Pin Assignments

(22-pin — K4)

122 pm 1117								
Pin	Pin Function		Function					
1	A5	12	WE					
2	A6	13	10/Oo					
3	A7	14	11/01					
4	A8	15	12/O2					
5	A9	16	13/O3					
6	A10	17	Ao					
7	A11	18	A1					
8	A12	19	A2					
9	A13	20	Аз					
10	ČĒ	21	A4					
11	GND	22	Vcc					

L7C164 Pin Assignments

(24-pin — U1, W1)

Pin	Function	Pin	Function
1	Ao	13	WE
2	A1	14	1o/Oo
3	A2	15	l1/O1
4	А3	16	12/O2
5	A4	17	13/O3
6	A5	18	NC
7	A6	19	A9
8	A7	20	A10
9	A8	21	A11
10	CE	22	A12
11	NC	23	A13
12	GND	24	Vcc

L7C165 Pin Assignments

(24-pin --- P2, D2, C1, U1, W1)

Pin	Function	Pin	Function
1	A0	13	WE
2	A1	14	1o/Oo
3	A2	15	11/01
4	Аз	16	12/O2
5	A4	17	13/O3
6	A5	18	CE2
7	A6	19	A9
8	A7	20	A10
9	A8	21	A11
10	CE1	22	A12
11	ŌĒ	23	A13
12	GND	24	Vcc

L7C166 Pin Assignments

(24-pin - P2, D2, C1, U1, W1)

Pin	Function	Pin	Function
1	A0	13	WE
2	A1	14	lo/Oo
3	A2	15	11/01
4	Аз	16	12/O2
5	A4	17	13/O3
6	A5	18	NC
7	A6	19	A9
8	A7	20	A10
9	A8	21	A11
10	CE ₁	22	A12
11	ŌĒ	23	Ā13
12	GND	24	Vcc

L7C166 Pin Assignments

(28-pin --- K5)

Pin	Function	Pin	Function
1	NC	15	NC
2	NC	16	WE
3	Ao	17	lo/Oo
4	A1	18	l1/O1
5	A2	19	12/O2
6	А3	20	13/O3
7	A4	21	A9
8	A5	22	A10
9	A6	23	A11
10	A7	24	A12
11	A8	25	A13
12	CE1	26	NC
13	ŌĒ	27	NC
14	GND	28	Vcc

© 1988, Logic Devices Incorporated. Reproduction of any portion hereof without written consent is prohibited. Information contained in this specification is intended as a general product description and is subject to change without notice. Logic Devices does not assume any responsibility for use of any productor circuit described and no patent license rights are implied.

628 East Evelyn Avenue • Sunnyvale, CA 94086 • Telephone 408-720-8630 • FAX 408-733-7690

LOGIC

DEVICES INCORPORATED