74F657

Octal transceivers with 8-bit parity generator/checker

#### **FEATURES**

- Combines 74F245 and 74F280A functions in one package
- High impedance base input for reduced loading (70µA in high and low states)
- Ideal in applications where high output drive and light bus loading are required (I<sub>L</sub> is 70μA vs FAST std of 600μA)
- 3-state buffer outputs sink 64mA and source 15mA
- Input diodes for termination effects
- 24-pin plastic slim DIP (300mil) package
- Industrial temperature range available (-40°C to +85°C)

DESC	RIP	TION

The 74F657 is an octal transceiver featuring non-inverting buffers with 3-state outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24mA at the A ports and 64mA at the B ports. The transmit/receive (T/R) input determines the direction of the data flow through the bidirectional transceivers.

Transmit (active high) enables data from A ports to B ports; receive (active low) enables data from B ports to A ports. (continues)

# TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT( TOTAL) 74F657 8.0ns 100mA

## **ORDERING INFORMATION**

	ORDER CODE					
DESCRIPTION	COMMERCIAL RANGE  V <sub>CC</sub> = 5V ±10%,  T <sub>amb</sub> = 0°C to +70°C	INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = -40^{\circ}C$ to +85°C				
24-pin plastic slim DIP (300mil)	N74F657N	174F657N				
24-pin plastic SOL1	N74F657D	174F657D				


Note to ordering information

#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 - A7	A ports 3-state inputs	3.5/0.117	70µА/70µА
B0 – B7	B ports 3-state inputs	3.5/0.117	70µА/70µА
PARITY	Parity input	3.5/0.117	70µА/70µА
T/R	Transmit/receive input	2.0/0.066	40μΑ/40μΑ
ODD/EVEN	Parity select input	1.0/0.033	20μΑ/20μΑ
OE	Output enable input (active low)	2.0/0.066	40µА/40µА
A0 – A7	A ports 3-state outputs	150/40	3.0mA/24mA
B0 - B7	B ports 3-state outputs	750/106.7	15mA/64mA
PARITY	Parity output	750/106.7	15mA/64mA
ERROR	Error output	750/106.7	15mA/64mA

Note to input and output loading and fan out table


### PIN CONFIGURATION



## LOGIC SYMBOL



## **IEC/IEEE SYMBOL**



Thermal mounting techniques are recommended. See SMD Applications (page 17) for a discussion of thermal consideration for surface mounted devices,

<sup>1.</sup> One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

74F657

# **DESCRIPTION (CONTINUED)**

The output enable (OE) input disables both the A and B ports by placing them in a high impedance condition when the OE input is high.

The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems.

The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/R = high) and an input when receiving from port B to A port (T/R = low).

When transmitting (T/R = high) the parity select (ODD/EVEN) input is set, then the A port data is polled to determined the number of high bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of high bits on port A. For example, if the parity select (ODD/EVEN) is set low (even parity), and the number of high bits on port A is odd, then the parity

(PARITY) output will be high, transmitting

even parity. If the number of high bits on port

A is even, then the parity (PARITY) output will be low, keeping even parity.

When in receive mode (T/R = low) the B port is polled to determine the number of high bits. If parity select (ODD/EVEN) is low (even parity) and the number of highs on port B is:

- (1) odd and the parity (PARITY) input is high, then ERROR will be high, significantly no
- (2) even and the parity (PARITY) input is high, then ERROR will be asserted low, indicating an error.

# **FUNCTION TABLE**

NUMBER OF INPUTS THAT ARE HIGH		INF	PUTS	INPUT/OUTPUT	OUTPUTS	
	QE	T/R	ODD/EVEN	PARITY	ERROR	OUTPUTS MODE
	L	Н	н	Н	Z	Transmit
	l L	H	L	L	Z	Transmit
00400	l L	L	Н	Н	н	Receive
0, 2, 4, 6, 8	L	L	<b>Н</b>	L	L	Receive
	l L	L	l	Н	L	Receive
	L	L	L	L	H	Receive
	L	Н	н	L	Z	Transmit
	ΙĒ	Н	l È	l Ĥ	Z	Transmit
4057	l L	L	H	Н	L	Receive
1, 3, 5, 7	L	L	l H	L	l н	Receive
	L	L	l L	H	Н	Receive
	L	Ĺ	Ĺ	Ĺ	L	Receive
Don't care	Н	X	X	Z	Z	Z

676


## Notes to function table

- 1. H = High voltage level
- 2. L = Low voltage level
- 3. X = Don't care 4. Z = High impedance "off" state

July 30, 1990

74F657

# **LOGIC DIAGRAM**



July 30, 1990 677

74F657

# **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT		
Vcc	Supply voltage	-0.5 to +7.0	V		
V <sub>IN</sub>	Input voltage	Input voltage			
I <sub>IN</sub>	Input current		-30 to +5	mA	
Vout	Voltage applied to output in high output state	-0.5 to V <sub>CC</sub>	V		
Гоит	Current applied to output in low output state	A0 – A7	48	mA	
		BO – B7, PARITY, ERROR	128	mA	
T <sub>amb</sub> Operating free air temperature range		Commercial range	0 to +70	°C	
		Industrial range	-40 to +85	°C	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°c	

# **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT			
			MIN	NOM	MAX	1
Vcc	Supply voltage		4.5	5.0	5.5	V
VIH	High-level input voltage		2.0			V
V <sub>IL</sub>	Low-level input voltage	Low-level input voltage				V
I <sub>k</sub>	Input clamp current			-18	mA	
I <sub>ОН</sub>	High-level output current	A0 – A7			-3	mA
		BO - B7, PARITY, ERROR			-15	mA
loL	Low-level output current	A0 – A7			24	mA
		B0 - B7, PARITY, ERROR			64	mA
Tamb	Operating free air temperature range	Commercial range	0		+70	°C
		Industrial range	<b>-40</b>	1	+85	°C

July 30, 1990 678

74F657

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		LIMITS			UNIT			
		CONDITIONS <sup>1</sup>				TYP <sup>2</sup>	MAX	1	
		All outputs		$I_{OH} = -3mA^{4,5}$	±10%V <sub>CC</sub>	2.4			٧
			V <sub>CC</sub> = MIN,		±5%V <sub>CC</sub>	2.7			<b>v</b>
V <sub>OH</sub>	High-level output voltage	B0 – B7,	VL = MAX,	I <sub>OH</sub> = -12mA <sup>5</sup>	±10%V <sub>CC</sub>	2.0			٧
		PARITY,	V <sub>H</sub> = MiN		±5%V <sub>∞</sub>	2.0			٧
		ERROR		I <sub>OH</sub> = -15mA <sup>4</sup>	±10%V <sub>CC</sub>	2.0			>
		<u> </u>			±5%V <sub>∞</sub>	2.0			٧
		A0 – A7		l <sub>OL</sub> = 24mA <sup>4,5</sup>	±10%V <sub>CC</sub>		0.35	0.50	>
			V <sub>CC</sub> = MIN,		±5%V <sub>∞</sub>		0.35	0.50	>
V <sub>OL</sub>	Low-level output voltage	B0 – B7,	V <sub>L</sub> = MAX,	I <sub>OL</sub> = 48mA <sup>4</sup>	±10%V <sub>CC</sub>		0.38	0.55	>
		PARITY,	V <sub>IH</sub> = MIN	I <sub>OL</sub> = 48mA <sup>5</sup>	±5%V <sub>CC</sub>		0.42	0.55	>
		ERROR		I <sub>OL</sub> = 64mA <sup>4</sup>	±5%V <sub>CC</sub>		0.42	0.55	>
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>1</sub>	= I <sub>IK</sub>			-0.73	-1.2	٧
	Input current at	OE, T/R, ODD/EVEN	V <sub>CC</sub> = 0.0V, V <sub>i</sub> = 7.0V					100	μА
l <sub>i</sub>			V <sub>CC</sub> = 5.5V, V <sub>i</sub> = 5.5V					2	mA
		B0 – B7	ļ					1	mA
		OOD/EVEN						204	μΑ
IH	I <sub>IH</sub> High-level input current		$V_{\infty} = MAX, V_1 = 2.7V$					405	μΑ
		OE, T/R						404	μΑ
								805	μΑ
I <sub>IL</sub>	Low-level input current	OOD/EVEN	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ
	0"	OE, T/R	ļ					40	μΑ
loz+ I <sub>IH</sub>	Off-state output current, high-level voltage applied	A0 – A7, B0 – B7,	V <sub>CC</sub> = MAX, V	<sub>0</sub> = 2.7V				70	μΑ
lozL + l <sub>IL</sub>	Off-state output current, low-level voltage applied	PARITY	V <sub>CC</sub> = MAX, \	<sub>O</sub> = 0.5V				70	μА
lozh	Off-state output current, High-level voltage applied	ERROR	V <sub>CC</sub> = MAX, V	<sub>O</sub> = 2.7V				50	μА
loz	Off-state output current, low-level voltage applied		V <sub>CC</sub> = MAX, V	′ <sub>O</sub> = 0.5V				<b>-5</b> 0	μА
los	Short circuit output current <sup>3</sup>	A0 – A7	V <sub>CC</sub> = MAX			-60		-150	mA
		B0 B7	1			-100		-225	mA
		Іссн					90	125 <sup>4</sup>	mA
				Ç			90	135 <sup>5</sup>	mA
lcc	Supply current (total)	Iccl	V <sub>CC</sub> = MAX				106	150 <sup>4</sup>	m/A
							106	160 <sup>5</sup>	mA
		lccz	1				98	145	mA

Notes to DC electrical characteristics

July 30, 1990

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

<sup>4.</sup> For commercial range.


<sup>5.</sup> For industrial range.

# **AC ELECTRICAL CHARACTERISTICS**

			LIMITS							
SYMBOL		TEST CONDITION	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		T <sub>amb</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		T <sub>amb</sub> = -40°C to +85°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>ኮ</b> LH <b>ኮ</b> HL	Propagation delay An to Bn or Bn to An	Waveform 2	2.5 3.0	5.5 6.0	7.5 7.5	2.5 3.0	8.0 8.0	2.0 2.5	9.0 9.0	ns
фи фи	Propagation delay An to PARITY	Waveform 1, 2	7.0 7.0	10.0 10.0	14.0 15.0	7.0 7.0	16.0 16.0	5.5 6.5	16.5 19.0	ns
tplH tpHL	Propagation delay ODD/EVEN to PARITY, ERROR	Waveform 1, 2	4.5 4.5	7.5 8.0	11.0 11.5	4.5 4.5	12.0 12.5	3.5 4.0	13.0 15.5	ns
<b>°</b> РLН <b>°</b> PHL	Propagation delay Bn to ERROR	Waveform 1, 2	8.0 8.0	14.0 14.0	20.5 20.5	7.5 7.5	22.5 22.5	7.5 7.5	24.5 25.0	ns
фи фиц	Propagation delay PARITY to ERROR	Waveform 1, 2	8.0 8.0	11.5 12.0	15.5 15.5	7.5 8.0	16.5 17.0	6.5 6.5	18.5 20.0	ns
ФZH ФZL	Output enable time <sup>1</sup> to high or low level	Waveform 3, 4	3.0 4.0	5.5 7.0	8.0 9.5	3.0 4.0	9.0 11.0	2.0 4.0	9.0 13.0	ns
фнz фLZ	Output disable time from high or low level	Waveform 3, 4	2.0 2.0	4.5 4.0	7.5 6.0	2.0 2.0	8.0 6.5	1.0 1.0	8.0 7.5	ns

Note to AC electrical characteristics

# **AC WAVEFORMS**




Note to AC waveforms

1. For all waveforms,  $V_M = 1.5V$ .

<sup>1.</sup> These delay times reflect the 3-state recovery time only and not the signal through the buffers or the parity check circuitry. To assure <u>VALID</u> information at the <u>ERROR</u> pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the <u>ERROR</u> output. <u>VALID</u> data at the <u>ERROR</u> pin ≥ (B to A) + (A to PARITY).

74F657

# **TEST CIRCUIT AND WAVEFORMS**



681

July 30, 1990