


PWR-82331 AND PWR-82333

SMART POWER 3-PHASE MOTOR DRIVES



DESCRIPTION

The PWR-82331 and PWR-82333 are 30 A, 3-phase motor drive hybrids. The PWR-82331 has a +200 V rating and uses MOSFETs in the output stage while the PWR-82333 has a +500 V rating and an IGBT output stage. Both types have individual fast recovery diodes internally connected across the output drive transistors to clamp inductive flyback.

This new series of Smart Power Motor Drives has CMOS Schmitt Trigger inputs for high noise immunity. High- and low-side input logic signals are XOR'd in each phase to prevent simultaneous turn-on of in-line transistors, thus eliminating a shoot thru condition. The internal logic controls the high- and low-side gate drives for each phase and can operate from +5 to +15 V logic levels.

The internal power supply provides a constant voltage source to the floating high-side gate drives. This provides constant output performance for switching frequencies from dc to 50 kHz.

APPLICATIONS


Packaged in small cases, these hybrids are an excellent choice for high-performance, high-reliability motor drives for Military and Aerospace servo-amps and speed controls. Among the many applications are robotics; electro-mechanical valve assemblies; actuator systems for flight control surfaces on military and commercial aircraft; antenna and radar positioning; fan and blower motors for environmental conditioning; thrust and vector position control of mini-subs, drones, and RPV's; compressor motors for cryogenic coolers; and high power inverters.

The PWR-82331/82333 hybrids are ideal for harsh military environments where shock, vibration, and temperature extremes are evident, such as missile applications where fin actuator systems control missile direction.

The PWR-82331/82333 operates over the -55°C to +125°C temperature range and is available with military processing.

FEATURES

- Small Size (3.0" x 2.1" x 0.39")
- 200 V and 500 V Capability
- 30 A Current Capability
- High-Efficiency MOSFET or IGBT Drive Stage
- Direct Drive from Commutation Logic
- Six Step Trapezoidal or Sinusoidal Drive
- Four Quadrant Operation
- 0.85° C/W θ _{i-c} Max
- Military Processing Available



NOTE: Pins 3, 7, and 11 are internally connected; Pins 19, 22, and 26 are internally connected.

FIGURE 1. PWR-82331/82333 BLOCK DIAGRAM

© 1991 ILC Data Device Corporation

TABLE 1. ABSOLUTE MAXIMUM RATINGS (Tc = +25°C Uhless Otherwise Specified)								
PARAMETER	SYMBOL	PWR-82331	PWR-82333	UNITS				
SUPPLY VOLTAGE	Vcc	200	500	V				
BIAS VOLTAGE	Vb	50	50	V				
LOGIC POWER-IN VOLTAGE	VLPI	18	18	V				
INPUT LOGIC VOLTAGE	V∪, V∟, VSd	VLPI+0.5	VLPI+0.5	V				
OUTPUT CURRENT CONTINUOUS PULSED	lo lop	30 50	30 50	A A				
OPERATING FREQUENCY	fo	50	25	kHz				
CASE OPERATING TEMPERATURE	Tc	-55 to +125	-55 to +125	°C				
CASE STORAGE TEMPERATURE RANGE	Tcs	-55 to +150	-55 to +150	°C				
GND - VSS DIFFERENTIAL VOLTAGE		± 3	± 3	Vdc-peak				

TABLE 2. PWR-82331 and PWR-82333 SPECIFICATIONS (Tc = +25°C Unless Otherwise Specified)									
DADAMETED COMPANY		TEST	P	WR-823	31	PWR-82333			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT Output Current Continuous (see FIG.'s 15 & 19) Supply Voltage Output On-Resistance (each FET)(see FIG. 14A) Output Voltage drop (each IGBT) (see FIG. 14B)	Io Vcc Ron Vce(sat)	see note 1 lo=30 A lo=30 A		28	30 140 0.1		270	30 350 3.8	A V ohm V
Instant Forward Voltage (flyback diode) (see FIG.'s 13A/B) Reverse Recovery Time (flyback diode) Reverse Leakage Current at Tc = +25°C Reverse Leakage Current at Tc = +125°C	VF trr Ir Ir	lop=30 A,see note 2 lf=1 A, lr=1 A see note 3 see note 3			1.15 50 10 1			1.70 50 10 1	V nsec μΑ mA
BIAS SUPPLY Input Bias Voltage (Tc= -55°C to +125°C) Quiescent Bias Current (see note 4)(see FIG. 16) Bias Current (Tc= -55°C to +125°C)(see FIGs 17 & 18) In-rush Current (Tc= -55°C to +125°C) Logic power Input Current	Vb Ibq Ib Iir ILPI	Vb = 28 V Vb=28 V,see note 5 Vb = 28 V see note 6	14 35	32	50 65 1.4 2	14 35	32	50 65 1.4 2	V mA mA A mA
INPUT SIGNALS (see FIG. 7) Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage Positive Trigger Threshold Voltage Negative Trigger Threshold Voltage	VP VN VP VN	Pin Connections Pin 15&16 connect. Pin 15&16 connect. see note 6 see note 6	6.8 4.0 2.2 0.9		10 7 3 2	6.8 4.0 2.2 0.9		10 7 3 2	V V V
SWITCHING CHARACTERISTICS (see FIG. 2) Upper Drive: Turn-on propagation delay Turn-off propagation delay Shut-down propagation delay Turn-on Rise Time Turn-off Fall Time Lower Drive:	td(on) td(off) tsd tr tf	Test 1 Conditions Pin 15&16 connect. +15 V Logic lo=30 A peak PWR-82331, Vcc = 140 V PWR-82333,			840 1020 800 125 125			810 860 810 100 150	nsec nsec nsec nsec nsec
Turn-on propagation delay Turn-off propagation delay Shut-down propagation delay Turn-on Rise Time Turn-off Fall Time	td(on) td(off) tsa tr tf	Vcc = 270 V			850 1000 800 125 125			800 870 770 100 150	nsec nsec nsec nsec nsec
SWITCHING CHARACTERISTICS (see FIG. 2) Upper Drive: Turn-on propagation delay Turn-off propagation delay Shut-down propagation delay Turn-on Rise Time Turn-off Fall Time	td(on) td(off) tsd tr tf	Test 2 Conditions see Note 6 +5 V, Io=30 A peak PWR-82331, Vcc = 140 V PWR-82333, Vcc = 270 V			1090 1315 1100 125 125			1050 1150 850 100 150	nsec nsec nsec nsec nsec

TABLE 2. PWR-82331 and PWR-82332 SPECIFICATIONS (cont'd) (Tc = +25°C Unless Otherwise Specified)									
DADAMETED	SYMBOL	TEST CONDITIONS	PWR-82331			PWR-82333			
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS (Cont'd)		Test 2							
, ,		<u>Conditions</u>							
Lower Drive:		see Note 6							
Turn-on Propagation delay	td(on)	+5 V, lo=30 A peak			1125			1050	nsec
Turn-off Propagation delay	td(off)	PWR-82331,			1290			1150	nsec
Shut-down propagation delay (see FIG. 10)	tsd	Vcc=140 V			1100			850	nsec
Turn-on Rise Time	tr				125			100	nsec
Turn-off Fall Time	tf	PWR-82333, 270 V			125			150	nsec
DEAD TIME	tdt		400			500			nsec
MINIMUM PULSE WIDTH	tpw		150			150			nsec
THERMAL									
Maximum Thermal Resistance	θјс				0.85			0.85	°C/W
Maximum Lead Soldering Temperature (Note 7)	Ts	each transistor			250			250	°C
Junction Temperature Range	Tj		-55		150	-55		150	°C
Case Operating Temperature	Tco		-55		125	-55		125	°C
Case Storage Temperature	Tcs		-55		150	-55		150	°C
WEIGHT					4.9			4.9	oz
					(140)			(140)	(g)

Notes:

- 1. For Hi-Rel applications, derating per MIL-S-19500 should be observed. (Derate Vcc to 70%.)
- 2. Pulse width \leq 300 μ s, duty cycle \leq 2%.
- 3. For PWR-82331, Vcc = 140 V, VU, VL = Logic '0' and for PWR-82333, Vcc = 350 V, VU, VL = Logic '0'.
- 4. VU, VL = Logic '0' on pins 17,18,20,21,24 and 25.
- 5. For PWR-82331, fo = 30 kHz and for PWR-82333, fo = 10 kHz.
- 6. Pin 16 connected to external +5 V supply.
- 7. Solder 1/8" from case for 5 seconds maximum.

INTRODUCTION

The 3-phase PWR-82331 and PWR-82333 are 30 A motor drive hybrids rated at +200 V and +500 V respectively. The PWR-82331 uses a MOSFET output stage and the PWR-82333 has an IGBT output stage for high speed, high current, and high efficiency operation. The PWR-82333 also offers high-voltage performance of an IGBT for use in +270 V systems. These motor drives are ideal for use in high-performance motion control systems, servo amplifiers, and motor speed control designs. Furthermore, Multi-axis systems requiring multiple drive stages can benefit from the small size of these power drives.

The PWR-82331/333 can be driven directly from the commutation logic, DSP, or a custom ASIC that supplies digital signals to




FIGURE 2. INPUT/OUTPUT TIMING RELATIONSHIPS

control the upper and lower transistors of each phase. These highly integrated drive stages have Schmitt trigger digital inputs that control the high and low side of each phase. Digital protection of each phase eliminates an in-line firing condition, by preventing simultaneous turn-on of both the upper and lower transistors. The logic controls the high- and low-side gate drivers. Operation from +5 to +15 V logic levels can be programmed by applying the appropriate voltage to pin 16 (VLPI). The PWR-82331/333 has a ground referenced low-side gate drive. An internal dc-dc converter supplies a floating output to each side of the three high-side drives. This provides a continuous high-side gate drive even during the motor stall. Pin 15 (VLPO) supplies a +15 V output, which can be used to power the internal logic when system usage requires +15 V logic. The high- and low-side gate drivers control the N-channel MOSFET or IGBT output stage.

The MOSFETs used in the PWR-82331 allow output switching up to 50 kHz, while the high-speed IGBTs in the PWR-82333 can switch at 25 kHz. A flyback diode parallels each output transistor and controls the regenerative energy produced by the motor. These fast recovery diodes have faster reverse switching times than the intrinsic body diode of the MOSFETs used in the PWR-82331. They also protect the IGBTs used in the PWR-82333 from exceeding their emitter-to-collector breakdown voltage. Use of a copper case and solder attachment of the output transistors achieves a low thermal resistance of 0.85° C/W maximum. Care should be taken to adequately heatsink these motor drives to maintain a case temperature of 125°C Junction temperatures should not exceed 150°C The PWR-82331/333 do not have internal short-circuit or overcurrent protection. For protection of the output transistors, these features must be added external to the hybrid.

BIAS VOLTAGES

The PWR-82331/333 motor drive hybrids require only a single power supply for operation. The hybrid generates three independent, floating supplies, which eliminates the need for external bias voltages for each phase.

In order for the internal power supply to generate these voltages, the input bias voltage (V_b) must be from +15 to +50 Vdc. In most avionic systems this can be accomplished by connecting the V_b pin to the MIL-STD-704D, +28 Volt bus. See FIGURE 3A.


If the system bus voltage is greater than +50 Vdc (and a lower voltage is not available), then the V_b pin and V_z pin can be tied together with an external power resistor (R_b) and connected from these pins to the system power bus. (See FIGURE 3B).

See FIGUREs 4 and 5 for bias resistor characteristics.

If additional power dissipation in R_b is a concern, FIGURE 3C shows a more efficient design, using a low-power resistor (RT) and an additional transistor. To determine the proper resistor to use, refer to FIGURE 6.


If there is another voltage available in the system in the +15 to +50 Vdc range, then this voltage can be directly connected to the V_b pin of the hybrid.

In any case, a 0.01 μ F decoupling capacitor (C_b) must be connected between V_b (pin 12) and GND.



NOTE: Cb = 0.01mF, 100V, CERAMIC; FOR PWR-82331, Qb = 200V, 6W TRANSISTOR; FOR PWR-82333, Qb = 500V, 12W TRANSISTOR

FIGURE 3. CONNECTION TO BUS VOLTAGE TO DEVELOP PROPER INPUT BIAS VOLTAGE








FIGURE 4A. PWR-82331

FIGURE 4B. PWR-82333

FIGURE 4. BIAS RESISTOR VALUE (R_b) VS. BUS VOLTAGE (V_{CC})





Bus Voltage, V _{CC} (Volts)

FIGURE 5A. PWR-82331

FIGURE 5B. PWR-82333

FIGURE 5. POWER DISSIPATED IN BIAS RESISTOR (R_b) VS. BUS VOLTAGE (V_{CC})




FIGURE 6. R_{T} RESISTOR VALUE VS. BUS VOLTAGE

DIGITALLY CONTROLLED INPUTS

The PWR-82331/333 uses Schmitt triggered digital inputs (with hysteresis) to ensure high-noise immunity. The trigger switches at different points for positive and negative going signals. Hysteresis voltage (VH) is the difference between the positive going voltage (VP) and the negative going voltage(VN) (see FIG-URE 7). The digital inputs have programmable logic levels, which allows the hybrid to be used with different types of commutation logic with an input voltage range of +5 V to +15 V, such as TTL or CMOS logic. The PWR-82331/333 internal power supply generates a +15 Vdc (VLPO) on pin 15. This output can only be used to power the internal digital circuitry within the hybrid. Do not use this +15 V output to power any circuitry external to the hybrid. Pin 16 is the logic power input (VLPI) for the digital circuitry inside the hybrid. A 0.01 μF, +50 V ceramic capacitor must be placed between this pin (16) and GND as close to the hybrid as possible. When using +15 V control circuitry, the logic power input (pin 16) can be connected directly to logic power output (pin 15) of the hybrid. There is no need for additional external power supply.

When using +5 V control logic, an external +5 Vdc supply must be connected between pin 16 of the hybrid and the GND - leave Pin 15 open (N/C). The commutation/control circuitry can be as simple as discrete logic with PWM, or as sophisticated as a microprocessor or custom ASIC, depending on the system requirements. The block diagram in FIGURE 8 shows a typical interface of the PWR-82331/333 with a motor and commutation logic in a servo-amp system.

INTERFACING WITH OPTOCOUPLERS

Optocouplers should be used when the commutation logic cannot be located directly next to the motor drive (within 1"- 2" from the input) or a current sensing resistor is placed between VSS and POWER RTN (see FIGURE 9). The optocouplers minimize the differential ground voltage drop between the logic grounds and the VSS connections. Optocouplers are also required when +5 V logic is used to control the motor drive.





FIGURE 7. HYSTERESIS DEFINITION AND CHARACTERISTICS



To prevent damage to the internal drive circuitry, the differential voltage between GND (pins 19,22,26) and Vss (pins 1,5,8) must not exceed ±3 V max, dc or peak.

FIGURE 8. PWR-82331/82333 TYPICAL INTERFACE WITH A MOTOR AND COMMUTATION LOGIC

SHUT-DOWN INPUT (VSD)

Pin 23 (Vsd) provides a digital shut-down input, which allows the user to completely turn-off both the upper and lower output transistors in all 3-phases. Application of a logic "1" to the Vsd input will latch the Digital Control/Protection circuitry thereby turning off all output transistors. The Digital Control/Protection circuitry remains latched in the off-state and will not respond to signals on the VL or VU inputs while the Vsd has a logic "1" applied. When the user or the sense circuitry (as in FIGURE 9) returns the Vsd input to a logic "0," and then the user sets the VL and VU inputs to a logic "0," and then the user sets the VL and VU inputs to a logic "0" the output of the Digital Control/Protection circuitry will clear the internal latch. When the next rising edge (see FIGURE 10) occurs on the VL or VU digital inputs, the output transistors will respond to the corresponding digital input. This feature can be used with external current limit or temperature sense circuitry to disable the drive if a fault condition occurs.

INTERNAL PROTECTION CIRCUITRY

The hybrid contains digital protection circuitry, which prevents inline transistors from conducting simultaneously. This, in effect, would short circuit the power supply and would damage the output stage of the hybrid. The circuitry allows only proper input signal patterns to cause output conduction. FIGURE 10 and TABLE 3 (on page 14) show these timing relationships. If an improper input requested that the upper and lower transistors of the same phase conduct together, the output would be a high impedance until removal of the illegal code from the input of the PWR-82331/333. A dead time of 500 ns minimum should still be maintained between the signals at the Vu and VL pins; this ensures the complete turn off any transistor before turning on its associated in-line transistor.




FIGURE 9. TYPICAL OPTOCOUPLER APPLICATION




FIGURE 10. SHUT-DOWN (Vsd) TIMING RELATIONSHIPS

PWR-82331 POWER DISSIPATION (SEE FIGURE 11)

There are three major contributors to power dissipation in the motor driver: conduction losses, switching losses, and flyback diode losses.

Vcc = +140 V (Bus Voltage)

IOA = 20 A (See FIGURE 11); IOB = 30 A; (See FIGURE 11)

ton = 20 μ s (See FIGURE 11); T= 40 μ s (period)

Ron = 0.1 Ω (on-resistance see TABLE 2, Io = 30 A,Tc = +25 $^{\circ}$ C) ts1 = 250 ns (see FIGURE 11); ts2 = 250 ns (see FIGURE 11)

fo = 25 kHz (switching frequency)

VF is the diode forward voltage, Table 2, Io = 30 A, Tc= $+25^{\circ}$ C VF(avg) = +1.15 V; IF is the diode forward current

1. Conduction Losses (Pc)

 $Pc = (Imotor rms)^2 \times Ron$

$$I_{\text{motor rms}} = \sqrt{\left(IOB^2 - IOB (IOB - IOA) + \frac{(IOB - IOA)^2}{3}\right) \left(\frac{ton}{T}\right)}$$

$$I_{\text{motor rms}} = \sqrt{\left(30^2 - 30 (30 - 20) + \frac{(30 - 20)^2}{3}\right) \left(\frac{20}{40}\right)}$$

 $Pc = (17.80 \text{ A})^2 \times (0.1 \Omega)$

Pc = 31.68 Watts

2. Switching Losses (Ps)

Ps = [Vcc (IoA (ts1) + IoB (ts2)) fo]/2

Ps = [140 (20 (250 ns) + 30(250 ns))25k]/2

Ps = 21.88 Watts

3. Flyback Diode Losses (Pdf)

 $Pdf = IF (avg) \times VF (avg)$

IF (avg) = [(IOB + IOA)/2]/2 = [(30 + 20)/2]/2 = 12.5 A

 $Pdf = 12.5 A \times 1.15 V$

Pdf = 14.38 Watts

Transistor Power Dissipation (PQ)

To calculate the maximum power dissipation of the output transistor as a function of the case temperature use the following equation. (Reference FIGURE 20 to ensure you don't exceed the maximum allowable power dissipation of each transistor.)

$$PQ = PC + PS$$

Total Hybrid Power Dissipation (PTOTAL)

To calculate Total Power dissipated in the hybrid use:

$$P_{TOTAL} = \sum_{i=1}^{6} [P_{Qi} + P_{dfi}]$$
 where i = each transistor or diode.

PWR-82333 POWER DISSIPATION (SEE FIGURE 11)

There are three major contributors to power dissipation in the motor driver: conduction losses, switching losses, and flyback diode losses.

Vcc = + 270 V (Bus Voltage)

IOA = 20 A (See FIGURE 11); IOB = 30 A; (See FIGURE 11)

ton = 50 μ s (See FIGURE 11); T=100 μ s (period)

VCE(SAT) = 3.8 V (see TABLE 2, IO = 30 A, TC = +25° C)

ts1 = 300 ns (see FIGURE 11); ts2 = 300 ns (see FIGURE 11)

fo = 10 kHz (switching frequency)

VF is the diode forward voltage, TABLE 2, Io = 30 A, Tc= +25 $^{\circ}$ C VF (avg) = +1.70 V; IF is the diode forward current

1. Conduction Losses (Pc)

Pc = (Imotor rms) x VCE(SAT)

$$I_{\text{motor rms}} = \sqrt{\left(IOB^2 - IOB (IOB - IOA) + \frac{(IOB - IOA)^2}{3}\right) \left(\frac{ton}{T}\right)}$$

$$I_{\text{motor rms}} = \sqrt{\left(30^2 - 30 (30 - 20) + \frac{(30 - 20)^2}{3}\right) \left(\frac{50}{100}\right)}$$

 $Pc = (17.80 \text{ A}) \times (3.8 \text{ V})$

Pc = 67.64 Watts

2. Switching Losses (Ps)

Ps = [Vcc (IoA (ts1) + IoB (ts2)) fo]/2

Ps = [270 (20 (300 ns) + 30 (300 ns))10k]/2

Ps = 20.25 Watts

3. Flyback Diode Losses (Pdf)

 $Pdf = IF (avg) \times VF (avg)$

IF (avg) = [(IOB + IOA)/2]/2 = [(30 + 20)/2]/2 = 12.5 A

 $Pdf = 12.5 A \times 1.70 V$

Pdf = 21.25 Watts

Transistor Power Dissipation (PQ)


To calculate the maximum power dissipation of the output transistor as a function of the case temperature use the following equation. (Reference FIGURE 20 to ensure you don't exceed the maximum allowable power dissipation of each transistor.)

$$PQ = PC + PS$$

Total Hybrid Power Dissipation (PTOTAL)

To calculate Total Power dissipated in the hybrid use:

$$P_{TOTAL} = \sum_{i=1}^{6} [P_{Qi} + P_{dfi}]$$
 where i = each transistor or diode.



GROUND CONNECTIONS

LAYOUT AND EXTERNAL COMPONENTS

Important: The following layout guidelines and required external components are critical to the proper operation of these motor drives.

External connections can be easily made to the hybrid by any of the following methods:

- Solder a wire around each pin.
- Use pin extenders to raise the height of each pin so a printed circuit board can be mounted on top of the hybrid.
- Use a printed circuit board with a cutout that will enable the printed circuit board to slide over the pins.

Permanent damage will result to the motor drive if the user does not make the following recommended ground connections that will ensure the proper orientation of the hybrid.

The V_b and logic grounds are on pins 19, 22 and 26 (GND). The Vss connections for the output stage are on pins 1, 5, and 8 (Vss). To prevent damage to the internal drive circuitry, the differential voltage between the GND (pins 19, 22, 26) and Vss (pins 1, 5, 8) must not exceed \pm 3 V max, dc or peak. This includes the combined voltage drop of the associated ground paths and the voltage drop across RSENSE (see FIGURE 12).

For example, a value for Rsense of 0.025 Ω will give a voltage drop of +1.25 V at 50 A and allow enough margin for the voltage drop in the ground conductors. Locate Rsense 1" - 2" maximum from the hybrid. It is critical that all ground connections be as short, and of lowest impedance, as the system allows.

C1, C2, and C3 are 1 μ F, +10 V ceramic capacitors that provide a low ac impedance between Vss pin and GND. You must use one capacitor for each Vss pin-to-GND connection (total of three capacitors in all), these capacitors are independent of the type of drive scheme used. (i.e., Trapezoidal or Sinusoidal drive). Since placement of these capacitors is critical, place these capacitors across the hybrid, if possible. Please note, on FIGURE 12, that C1, C2, and C3 must go directly from terminal-to-terminal on the hybrid - do not daisy chain along the ground return.

C4, C5, and C6 are the 0.1 μF ceramic bypass capacitors that suppress high frequency spiking. The voltage rating should be two times the maximum system voltage. These capacitors should be located as close to the hybrid as possible.

Care must be taken to control the regenerative energy produced by the motor in order to prevent excessive spiking on the Vcc line. Accomplish this by placing a capacitor or clamping diode between the Vcc and the high-power ground return.




FIGURE 12. PWR-82331/333 GROUND CONNECTIONS




FIGURE 13A. PWR-82331 TYPICAL FORWARD **VOLTAGE DROP OF FLYBACK DIODES**





FIGURE 13B. PWR-82333 TYPICAL FORWARD **VOLTAGE DROP OF FLYBACK DIODES**




OUTPUT VOLTAGE DROP, VCE(SAT) (VOLTS) 5.0 4.0 IOP=30A 3.0 IOP=10A 2.0 -75 -50 -25 0 50 75 100 150 25 125 CASE TEMPERATURE, TC (°C)

IOP=50A

FIGURE 14A. PWR-82331 TYPICAL ON RESISTANCE **VARIATION WITH TEMPERATURE**

FIGURE 14B. PWR-82333 TYPICAL VCE(SAT) **VARIATION WITH TEMPERATURE**

6.0






FIGURE 15A. PWR-82331 TYPICAL OUTPUT ON VOLTAGE DROP VERSUS OUTPUT CURRENT

FIGURE 15B. PWR-82333 TYPICAL OUTPUT ON VOLTAGE VERSUS OUTPUT CURRENT





FIGURE 16. PWR-82331/82333 TYPICAL QUIESCENT BIAS CURRENT VERSUS BIAS VOLTAGE







FIGURE 17A. PWR-82331 TYPICAL BIAS CURRENT VERSUS BIAS VOLTAGE AT fo = 30 kHz

FIGURE 17B. PWR-82333 TYPICAL BIAS CURRENT VERSUS BIAS VOLTAGE AT to = 10 kHz







FIGURE 18A. PWR-82331 BIAS CURRENT VERSUS OPERATING FREQUENCY

FIGURE 18B. PWR-82333 BIAS CURRENT VERSUS OPERATING FREQUENCY






FIGURE 19A. PWR-82331
MAXIMUM ALLOWABLE CONTINUOUS OUTPUT
CURRENT VERSUS CASE TEMPERATURE

FIGURE 19B. PWR-82333
MAXIMUM ALLOWABLE CONTINUOUS OUTPUT
CURRENT VERSUS CASE TEMPERATURE




FIGURE 20. PWR-82331/82333

MAXIMUM ALLOWABLE POWER DISSIPATION OF EACH OUTPUT TRANSISTOR

VERSUS CASE TEMPERATURE


MOUNTING


The package bolts to part of the chassis or even the motor assembly itself, depending on system requirements. in applications where this isn't convenient, the hybrid can be mounted to its own heatsink. The heat transfer in a hybrid is from semiconductor junction to the bottom of the hybrid case. The flatness and maximum temperature of this mounting surface are critical to proper performance and reliability, because this is the only method of dissipating the power created in the hybrid. Use a mounting surface flatness of 0.004 inches/inch maximum. This interface can be improved with the use of a thermal compound or pad. The heatsink should be designed to insure that the case temperature does not exceed +125°C

	TABLE 3. INPUT-OUTPUT TRUTH TABLE								
INPUTS							OUTPUTS		
U	PPER	S	LOWERS CONTROL						
VUA	VUB	Vuc	VLA	VLB	VLC	Vsd	Vo a	Vo в	Vo c
1	0	0	0	1	0	0	Н	L	Z
1	0	0	0	0	1	0	Η	Z	L
0	1	0	0	0	1	0	Z	Н	L
0	1	0	1	0	0	0	L	Н	Z
0	0	1	1	0	0	0	L	Z	Н
0	0	1	0	1	0	0	Z	L	Н
0	0	1	1	1	0	0	L	L	Н
0	1	0	1	0	1	0	L	Н	L
0	1	1	1	0	0	0	L	Н	Н
1	0	0	0	1	1	0	Н	L	L
1	0	1	0	1	0	0	Н	L	Н
1	1	0	0	0	1	0	Н	Н	L
0	1	1	1	0	1	0	L	Н	Z
0	1	1	1	1	0	0	L	Z	Н
1	0	1	0	1	1	0	Н	L	Z
1	0	1	1	1	0	0	Z	L	I
1	1	0	0	1	1	0	Н	Z	L
1	1	0	1	0	1	0	Z	Н	L
0	0	0	0	0	0	0	Z	Z	Z
0	0	0	1	1	1	0	L	L	L
1	1	1	0	0	0	0	Н	Н	Н
Х	Х	Х	Х	Х	Х	1	Z	Z	Z
H:	H =High Level, L = Low Level, X =Irrelevant, Z =High Impedance								

TABLE 4. PIN ASSIGNMENTS								
PIN	FUNCTION	PIN	FUNCTION					
1	Vss c	26	GND					
2	V oc	25	Vuc					
3	V cc c	24	V LC					
4	N/C	23	Vsd					
5	Vss B	22	GND					
6	V o B	21	V UB					
7	Vcc B	20	V LB					
8	Vss a	19	GND					
9	Vo a	18	Vua					
10	N/C	17	Vla					
11	Vcc a	16	V LPI					
12	V b	15	V LPO					
13	Vz	14	N/C					

Notes: 1. Pins 3, 7, and 11 are internally connected.
2. Pins 19, 22 and 26 are internally connected.






NOTE: Dimensions in inches (mm)

FIGURE 21. PWR-82331/82333 MECHANICAL OUTLINE

ORDERING INFORMATION



^{*}Standard DDC Processing with burn-in and full temperature test — see table below.

STANDARD DDC PROCESSING						
TEST	MIL-STD-883					
1231	METHOD(S)	CONDITION(S)				
INSPECTION	2009, 2010, 2017, and 2032	_				
SEAL	1014	A and C				
TEMPERATURE CYCLE	1010	С				
CONSTANT ACCELERATION	2001	Α				
BURN-IN	1015, Table 1	_				