PLC18V8Z Series

FEATURES

- 20-pin Universal Programmable Array Logic
- Virtually Zero-Standby-power
- Functional replacement for Series 20 PAL devices
 - I_{OL} = 24mA
- High-performance CMOS EPROM cell technology
 - Erasable
 - Reconfigurable
 - 100% testable
- 40ns Max propagation delay.
- Up to 18 inputs and 8 input/output macro cells
- Programmable output polarity
- Power-up reset on all registers
- Register Preload capability
- Synchronous Preset/Asynchronous Reset
- Security fuse to prevent duplication of proprietary designs
- Design support provided using AMAZE software development package and other CAD tools for PLDs
- Available in 300mil-wide DIP with quartz window, ceramic DIP (OTP)

APPLICATIONS

- Battery powered instruments
- Laptop and pocket computers
- Industrial control
- Medical Instruments
- Portable communications equipment

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic Dual In-Line Package 300mil-wide	PLC18V8Z/ BRA (OT)	GDIP1-T20
20-Pin Ceramic Dual In-Line Package 300mil-wide w/ quartz window	PLC18V8Z/ BRA	GDIP1-T20

^{*} MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

DESCRIPTION

The PLC18V8Z is a universal PAL® device featuring high performance and virtually zero-standby power for power sensitive applications. It is a reliable, user-configurable substitute for discrete TTL/CMOS logic. While compatible with TTL and HCT it can also replace HC logic over the V_{CC} range of 4.5 to 5.5V.

The PLC18V8Z is a two-level logic element comprised of 10 inputs, 74 AND gates (product terms) and 8 output Macro cells.


Each output features an "Output Macro Cell" which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback. As a result, the it is capable of emulating all common 20-pin PAL devices to reduce documentation, inventory, and manufacturing costs.

A power-up reset function and a Register Preload function have been incorporated in the architecture to facilitate state machine design and testing.

With a standby current of less than 250µA and active power consumption of 2mA/MHz, the device is ideally suited for power sensitive applications in battery operated/backed portable instruments and computers.

The PLC18V8Z is also processed to industrial requirements for operation over an extended temperature range of -55°C to +125°C and supply voltage of 4.5V to 5.5V.

PIN CONFIGURATIONS



PIN LABEL DESCRIPTIONS

1	Dedicated input
В	Bidirectional input/output
0	Dedicated output
D	Registered output
	(D-type flip-flop)
F	Macrocell Input/Output
CLK	Clock Input
OE	Output Enable
Vcc	Supply Voltage
GND	Ground

7110826 0085817 122 🖿


November 15, 1993

1029

853-1584 11362

[@]PAL is a registered trademark of Monolithic Memories Inc. a wholly owned subsidiary of Advanced Micro Devices, Inc

PLC18V8Z Series



November 15, 1993

1030

- 7110826 0085818 069

PLC18V8Z Series


PAL DEVICE TO PLC18V8Z OUTPUT PIN CONFIGURATION CROSS REFERENCE

PIN NO.	PLC 18V8Z	16L8 16H8 16P8 16P8	16R4 16RP4	16R6 16RP6	16R8 16RP8	16L2 16H2 16P2	14L4 14H4 14P4	12L6 12H6 12P6	10L8 10H8 10P8
1	I ₀ /CLK		CLK	CLK	CLK	I	1	ī	
19	F7	В	В	В	D	1	ı	ī	0
18	F6	В	В	D	٥	- I	ı	0	0
17	F5	В	D	D	D	_	0	0	0
16	F4	В	D	D	D	0	0	0	0
15	F3	В	D	D	D	0	0	0	0
14	F2	В	D	D	D	1	0	0	0
13	F1	В	В	D	D	ī	_	0	0
12	F0	В	В	В	D	ī	1	1	0
11	lg/OE	1	OE	ŌΕ	ŌE	-	ī		

The Philips Semiconductors state-of-the-art Floating-Gate CMOS EPROM process yields bipolar equivalent performance at less than one-quarter the power consumption. The erasable nature of the EPROM process enables Philips Semiconductors to functionally test the devices prior to shipment to the customer.

Additionally, this allows Philips Semiconductors to extensively stress test, as well as ensure the threshold voltage of each individual EPROM cell. 100% programming yield is subsequently guaranteed.

FUNCTIONAL DIAGRAM




The PLC18V8Z series devices have 8 individually programmable Output Macro Cells The 74 AND inputs (or product terms) from the programmable AND array are connected to the 8 OMCs in groups of 9. Eight of the AND terms are dedicated to logic functions; the ninth is for asynchronous direction control, which enables/disables the respective bidirectional I/O pin. Two product terms are dedicated for the Synchronous Preset and Asynchronous Reset functions.

Each OMC can be independently programmed via 16 architecture control bits. AC1_n and AC2_n (one pair per macro cell). Similarly, each OMC has a programmable output polarity control bit (Xn). By configuring the pair of architecture control bits according to the configuration cell table, 4 different configurations may be implemented. Note that the configuration cell is automatically programmed based on the OMC configuration.

DESIGN SECURITY

The PLC18V8Z series devices have a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved

THE OUTPUT MACRO CELL (OMC) OUTPUT MACRO CELL (OMC)



7110826 0085819 TT5

November 15, 1993

PLC18V8Z Series

CONFIGURATION CELL

A single configuration cell controls the functions of Pins 1 and 11. Refer to Functional Diagram. When the configuration cell is programmed, Pin 1 is a dedicated clock and Pin 11 is dedicated for output enable. When the configuration cell is unprogrammed, Pins 1 and 11 are both dedicated inputs. Note that the output enable for all registered OMCs is common-from Pin 11 only. Output enable control of the bidirectional I/O OMCs is provided from the AND array via the direction product term.

If any one OMC is configured as registered, the configuration cell will be automatically configured (via the design software) to ensure that the clock and output enable functions are enabled on Pins 1 and 11,


respectively. If none of the OMCs are registered, the configuration cell will be programmed such that Pins 1 and 11 are dedicated inputs. The programming codes are as follows:


Pin 1 = CLK, Pin 11 = OE	L
Pin 1 and Pin 11 = Input	н

FUNCTION	CONTR	OL CELL CONFIGURA	COMMENTS	
	AC1 ₁	AC2 _N	CONFIG. CELL	
Registered mode	Programmed	Programmed	Programmed	Dedicated clock from Pin 1. OE Control for all registerd OMCs from Pin 11 only.
Bidirectional I/O mode ¹	Unprogrammed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. 3-State control from AND array only.
Fixed input mode	Unprogrammed	Programmed	Unprogrammed	Pins 1 and 11 are dedicated inputs.
Fixed output mode	Programmed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. The feedback path (via F _{MUX}) is disabled.

NOTE:

ARCHITECTURE CONTROL—AC1 and AC2





NOTE:

A factory shipped unprogrammed device is configured such that:

- This is the initial unprogrammed state. All cells are in a conductive state.
- All AND gates are pulled to a logic "0" (Low).
- Output polarity is inverting.
- Pins 1 and 11 are configured as inputs 0 and 9. The clock and OE functions are disabled.
- 5. All Output Macro Cells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.
- This configuration cannot be used if any OMCs are configured as registered (Code = D). The configuration cell will be automatically configured to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively, if any one OMC is programmed as registered.

7110826 0085820 717 📟

November 15, 1993

This is the virgin state as shipped from the factory.

PLC18V8Z Series

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
Vcc	Supply voltage	-0.5 to +7	V _{DC}
V _{CC}	Operating supply voltage	4.5 to 5.5	V _{DC}
V _{IN}	Input voltage	-0.5 to V _{CC} + 0.5	V _{DC}
V _{OUT}	Output voltage	-0.5 to V _{CC} + 0.5	V _{DC}
I _{IN}	Input currents	-10 to +10	mA
Гоит	Output currents	+24	mA
T _{amb}	Operating temperature range	-55 to +125	- °C
T _{STG}	Storage temperature range	-65 to +150	- c

DC ELECTRICAL CHARACTERISTICS

-55°C ≤ T_{amb} ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

SYMBOL	PARAMETER	TEST CONDITION		UNIT		
			MIN	TYP2	MAX	1
input voita	ige					·——
V _{IL}	Low	V _{CC} = MIN	-0.3		0.8	l v
ViH	High	V _{CC} = MAX	2.0		V _{CC} + 0.3	V
Output vol	tage ³		<u> </u>		1 .00 . 0.0	<u> </u>
V _{OL}	Low	V _{CC} = MAX, I _{OL} = 24mA			0.500	l v
V _{OH}	High	V _{CC} = MAX, I _{OH} = -3.2mA	2.4		1	l ·
Input curre	ent		•	<u> </u>		<u> </u>
I _{IL}	Low ⁶	V _{IN} = GND	Ti Ti		-10	μА
I _{IH}	High	$V_{IN} = V_{CC}$			10	μА
Output cur	rent					μΛ
I _{O(OFF)}	Hi-Z state	V _{OUT} = V _{CC} V _{OUT} = GND			10 -10	μA μA
los	Short-circuit ⁴	V _{CC} = MAX, V _{OUT} = GND			-130	mΑ
Icc	V _{CC} supply current (Standby)	V _{CC} = MAX, V _{IN} = 0 or V _{CC} ⁷			250	μА
I _{CC} /f	V _{CC} supply current (Active) ⁵	V _{CC} ≃ MAX			2.0	mA/MHz
Capacitano	e		<u> </u>	L	2.0	THE VIVIE
C ₁ 12	Input	V _{CC} = 5V V _{IN} = 2.0V		12	17	pF
C _B ¹²	1/0	V _B = 2.0V		15	20	pF

7110826 0085821 653 📟

November 15, 1993

PLC18V8Z Series

AC ELECTRICAL CHARACTERISTICS


SYMBOL	≤+125°C, 4.5V ≤ V _{CC} ≤ 5.	FROM	то	TEST CONDITION8		LIMITS		UNIT
01111000		1		R ₁ (W)	C _L (pF)	MIN	MAX	<u></u>
ulse width	1						,	
t _{CKP}	Clock period (Minimum t _{IS} + t _{CKO}) ¹³	CLK+	CLK+	200	50	40		ns
t _{СКН}	Clock width High	CLK+	CLK -	200	50	15		ns
tokl	Clock width Low	CLK -	CLK+	200	50	15	ļ	ns
ARW ¹¹	Async reset pulse width	l ±, F±	1∓, F∓			40	ns	<u>L</u>
lold time								
tıH	Input or feedback data hold time	CLK+	Input ±	200	50	0		ns
Setup time								τ
t _{IS}	Input or feedback data setup time	I ±, F±	CLK+	200	50	22	l	ns
ropagatio	on delay							
t _{PD}	Delay from input to active output	l±, F±	F±	200	50		30	ns
t _{CKO}	Clock High to output valid access Time	CLK+	F±	200	50		18	ns
t _{OE1} 10	Product term enable to outputs off	I ±, F±	F±	Active-High R = 1.5k Active-Low R = 550	50		30	ns
t _{OD1} 9	Product term disable to outputs off	l ±, F±	F±	From $V_{OH}R = \infty$ From $V_{OL}R = 200$	5		30	пѕ
t _{OD2} 9	Pin 11 output disable High to outputs off	OE -	F±	From V _{OH} R = ∞ From V _{OL} R = 200	5		25	ns
t _{OE2} 10	Pin 11 output enable to active output	OE+	F±	Active-High R = 1.5k Active-Low R = 550	50		25	ns
tano ¹¹	Async reset delay	I±, F±	F+				40	ns
t _{ARR} 11	Async reset recovery time	l ±, F±	CLK+			30		ns
t _{SPR} 11	Sync preset recovery time	l±, F±	CLK+			30		ns
tppg11	Power-up reset	V _{CC} +	F+			<u> </u>	40	ns
Frequency	y of operation							
f _{MAX}	Maximum frequency	I/(t _{iS} +	t _{СКО})13	200	50		25	MH


- 1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- All typical values are at V_{CC} = 5V, T_{amb} = +25°C. 3. All voltage values are with respect to network ground terminal.
- 4. Duration of short-circuit should not exceed one second. Test one at a time.
- Measured with all outputs switching.
- 6. I_{IL} for Pin 1 (I_0 /CLK) is \pm 10 μ A with V_{IN} = 0.4V.
- VIN includes CLK and OE if applicable 7.
- 8. Refer also to AC Test Conditions. (Test Load Circuit)
- For 3-State output; output enable times are tested with $C_L = 50pF$ to the 1.5V level, and S_1 is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance to Low tests. Output disable times are tested with $C_L = 5pF$. High-to-High impedance to an output voltage of $V_T = (V_{OH} - 0.5V)$ with S_1 open, and Low-to-High Impedance tests are made to the V_T ($V_{OL} + 0.5V$) with S_1 closed.
- 10. Resistor values of 1.5k and 550ohm provide 3-State levels of 1.0V and 2.0V, respectively. Output timing measurements are to 1.5V level.
- Not tested, guaranteed by design/characterization.
- 12. Only tested for initial qualification, or after any design changes which may effect this parameter.
- 13. This parameter is guaranteed by testing the individual parameters specified in this equation.



November 15, 1993

PLC18V8Z Series






AC TEST CONDITIONS

FROM OUTPUT
(BX, FX)
UNDER TEST
TEST POINT
R₂ = 390Ω

*C_L INCLUDES JIG AND PROBE TOTAL
CAPACITANCE

Test Load Circuit

VOLTAGE WAVEFORMS




POWER-UP RESET

In order to facilitate state machine design and testing, a power-up reset function has been incorporated in the PLC18V8Z. All internal registers will reset to active-Low (logical "0") after a specified period of time (tppa).

Therefore, any OMC that has been configured as a registered output will always produce an active-High on the associated output pin because of the inverted output buffer. The internal feedback (Q) of a

registered OMC will also be set Low. The programmed polanty of OMC will not affect the active-High output condition during a system power-up condition.


PLC18V8Z Series



7110826 0085824 362 🚥

November 15, 1993

PLC18V8Z Series



REGISTER PRELOAD FUNCTION (DIAGNOSTIC MODE ONLY)

In order to facilitate the testing of state machine/controller designs, a diagnostic mode register preload feature has been incorporated into the PLC18V8Z series device. This feature enables the user to load

the registers with predetermined states while a super voltage is applied to Pins 11 and 6 (l_9/OE and l_5). (See diagram for timing and sequence.)


To read the data out, Pins 11 and 6 must be returned to normal TTL levels. The outputs, F_{0-7} , must be enabled in order to read data

out. The Q outputs of the registers will reflect data in as input via F0-F7 during preload. Subsequently, the register Q output via the feedback path will reflect the data in as input via F0-F7.

Refer to the voltage waveform for timing and voltage references. $t_{PL} = 10 \mu sec.$

PLC18V8Z Series

REGISTER PRELOAD (DIAGNOSTIC MODE)




LOGIC PROGRAMMING


The PLC18V8Z can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR/Ex-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table. Similarly, various OMC configurations are implemented by programming the Architecture Control bits AC1 and AC2. Note that the configuration cell is automatically programmed based on the OMC configuration.

In this table, the logic state of variables I, P and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

OUTPUT POLARITY - (O, B)





1. A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

7110826 0085826 135 💳

November 15, 1993

PLC18V8Z Series

ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC18V8Z Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lighting could erase a typical PLC18V8Z in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the

PLC18V8Z is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC18V8Z is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm². The erasure time with this dosage is approximately 30 to 35 minutes

using an ultraviolet lamp with a 12,00µW/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm²). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

PROGRAMMING

The PLC18V8Z35/I is programmable on conventional programmers for 20-pin PAL devices. Refer to the following charts for qualified manufacturers of programmers and software tools:

PROGRAMMER MANUFACTURER	PROGRAMMER MODEL	FAMILY/PINOUT CODES
DATA I/O CORPORATION 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073-9746 (800) 247-5700	System 29B, LogicPak™ 303A-011A; V09 (DIL) 303A-011B; V04 (PLCC) UNISITE 40/48 V2.5 (DIL) Chipsite (PLCC) - TBA MODEL 60 TBA	86/4F
STAG MICROSYSTEMS, INC. 1600 WYATT DRIVE, SUITE 3 SANTA CLARA, CALIFORNIA 95054 (408) 988-1118	ZL30/30A PROGRAMMER REV. 30A34 (DIL) 30A001 Adaptor (PLCC) PPZ PROGRAMMER TBA	12/205

SOFTWARE MANUFACTURER	DEVELOPMENT SYSTEM
PHILIPS SEMICONDUCTORS COMPANY 811 EAST ARQUES AVENUE P.O. BOX 3409 SUNNYVALE, CALIFORNIA 94088-3409 (408) 991-2000	AMAZE SOFTWARE REV. 1.8 and LATER
DATA I/O 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073-9746 (800) 247-5700	ABEL™ SOFTWARE
LOGICAL DEVICES, INC. 1201 NORTHWEST 65TH PLACE FORT LAUDERDALE, FLORIDA 33309 (800) 331-7766	CUPL™ SOFTWARE


November 15, 1993

1039

7110826 0085827 071

PLC18V8Z Series

PROGRAM TABLE



^{*} THE CONFIGURATION CELL IS AUTOMATICALLY PROGRAMMED BASED ON THE OMC ARCHITECTURE. ** FOR SP, AR: "-" IS NOT ALLOWED.