

62.5MHZ TO 250MHZ, 1-TO-4 LVCMOS/ LVTTL ZERO DELAY CLOCK BUFFER

ICS86004-02

GENERAL DESCRIPTION



The ICS86004-02 is a high performance 1-to-4 LVCMOS/LVTTL Clock Buffer and a member of the HiPerClockS™family of High Performance Clock Solutions from IDT. The ICS86004-02 has a fully integrated PLL and can be configured as zero

delay buffer and has an input and output frequency range of 62.5MHz to 250MHz. The external feedback allows the device to achieve "zero delay" between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output divider.

ICS86004-02 has a special feature that when CLK is LOST, it will disable the output to logic LOW.


FEATURES

- Four LVCMOS/LVTTL outputs, 7Ω typical output impedance
- Single LVCMOS/LVTTL clock input
- · CLK accepts the following input levels: LVCMOS or LVTTL
- Output frequency range: 62.5MHz to 250MHz
- Input frequency range: 62.5MHz to 250MHz
- External feedback for "zero delay" clock regeneration with configurable frequencies
- · Fully integrated PLL
- Cycle-to-cycle jitter, (F_SEL = 1): 35ps (typical)
- Output skew: 45ps (typical)
- Supply Voltage Modes: (Core/Output) 3.3V/3.3V 3.3V/2.5V
- · 5V tolerant input
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) compliant packages


CONTROL INPUT FUNCTION TABLE

Input	Input/Output Frequency Range (MHz)			
F_SEL	Minimum Maximum			
0	125	250		
1	62.5	125		

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS86004-02 16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body G Package Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

1

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 3, 13, 15	Q1, Q0, Q3, Q2	Output		Clock outputs. 7Ω typical output impedance. LVCMOS/LVTTL interface levels.
2, 7, 14	GND	Power		Power supply ground.
4	F_SEL	Input	Pulldown	Frequency range select input. When LOW, I/O frequency range is from 125MHz to 250Mz. When HIGH, I/O frequency range is from 62.5MHz to 125MHz. LVCMOS/LVTTL interface levels.
5	V _{DD}	Power		Core supply pin.
6	CLK	Input	Pulldown	LVCMOS/LVTTL clock input.
8	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
9	PLL_SEL	Input	Pullup	Selects between the PLL and reference clock as input to the dividers. When LOW, selects the reference clock (PLL Bypass). When HIGH, selects PLL (PLL Enabled). LVCMOS/LVTTL interface levels.
10	FB_IN	Input	Pulldown	Feedback input to phase detector for regenerating clocks with "zero delay". Connect to one of the outputs. LVCMOS/LVTTL interface levels.
11	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
12, 16	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
	Davier Dissipation Conseitance	$V_{DD}, V_{DDA}, V_{DDO} = 3.465V$		TBD		pF
C _{PD}	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDA} = 3.465V,$ $V_{DDO} = 2.625V$		TBD		pF
R _{OUT}	Output Impedance	3.3V ± 5%	5	7	12	Ω

TABLE 3. CONTROL INPUT FUNCTION TABLE

Input	Input/Output Frequency Range (MHz)			
F_SEL	Minimum Maximum			
0	125	250		
1	62.5	125		

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_i -0.5V to V_{DD} + 0.5 V

Outputs, V_{O} -0.5V to V_{DDO} + 0.5V

Package Thermal Impedance, θ_{JA} $\,$ 89°C/W (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.13	3.3	V _{DD}	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current			85		mA
I _{DDA}	Analog Supply Current			13		mA
I _{DDO}	Output Supply Current			4		mA

Table 4B. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C to

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.13	3.3	$V_{_{\mathrm{DD}}}$	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current			85		mA
I _{DDA}	Analog Supply Current			13		mA
I _{DDO}	Output Supply Current			4		mA

TABLE 4C. LVCMOS / LVTTL DC CHARACTERISTICS, TA = 0°C TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage		$V_{DD} = 3.3V$	2		$V_{DD} + 0.3$	V
V _{IL}	Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
I _{IH}	Input High Current	CLK, MR, FB_IN, F_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
"	' '	PLL_SEL	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IL}	Input Low Current	CLK, MR, FB_IN, F_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
"-		PLL_SEL	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = 3.465V$	2.6			V
V _{OH}			$V_{DDO} = 2.625V$	1.8			V
V _{OL}	Output Low Voltage	; NOTE 1	$V_{DDO} = 3.465 \text{V or } 2.625 \text{V}$			0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement Information Section, Output Load Test Circuit diagrams.

Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguency	F_SEL = 0	125		250	MHz
f _{MAX}	Output Frequency	F_SEL = 1	62.5		125	MHz
t _{PD}	Propagation Delay; NOTE 1	PLL_SEL = 0V, Bypass Mode		5.8		ns
t(Ø)	Static Phase Offset; NOTE 2, 4	PLL_SEL = 3.3V		330		ps
tsk(o)	Output Skew; NOTE 3, 4	PLL_SEL = 0V		60		ps
fiit(oo)	Cycle-to-Cycle Jitter; NOTE 4	F_SEL = 0		40		ps
tjit(cc)	Cycle-to-Cycle Sitter, NOTE 4	F_SEL = 1		35		ps
t_	PLL Lock Time				1	mS
t _R / t _F	Output Rise/Fall Time	20% to 80%		550		ps
	Output Duty Cyclo	F_SEL = 0		50		%
odc	Output Duty Cycle	F_SEL = 1		50		%

NOTE 1: Measured from the differential input crossing point to the output at V_{DDC}/2.

NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDO}/2.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4	Output Fraguency	F_SEL = 0	125		250	MHz
f _{MAX}	Output Frequency	F_SEL = 1	62.5		125	MHz
t _{PD}	Propagation Delay; NOTE 1	PLL_SEL = 0V, Bypass Mode		6.2		ns
t(Ø)	Static Phase Offset; NOTE 2, 4	PLL_SEL = 3.3V		285		ps
tsk(o)	Output Skew; NOTE 3, 4	PLL_SEL = 0V		45		ps
tiit(oo)	Cycle-to-Cycle Jitter; NOTE 4	F_SEL = 0		45		ps
tjit(cc)	Cycle-to-Cycle ditter, NOTE 4	F_SEL = 1		35		ps
t_	PLL Lock Time				1	mS
t _R / t _F	Output Rise/Fall Time	20% to 80%		500		ps
	Output Duty Cycle	F_SEL = 0		50		%
odc	Output Duty Cycle	F_SEL = 1		50		%


NOTE 1: Measured from the differential input crossing point to the output at $V_{DDC}/2$.

NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal when the PLL is locked and the input reference frequency is stable.


NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at $V_{\rm DDO}/2$.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION




3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT



3.3V CORE/2.5V OUTPUT LOAD ACTEST CIRCUIT




 $t(\emptyset)$ mean = Static Phase Offset (where $t(\emptyset)$ is any random sample, and $t(\emptyset)$ mean is the average of the sampled cycles measured on controlled edges)




tjit(cc) = tcycle n -tcycle n+1 1000 Cycles


STATIC PHASE OFFSET



CYCLE-TO-CYCLE JITTER




OUTPUT RISE/FALL TIME



OUTPUT SKEW

PROPAGATION DELAY



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS86004-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm DD},\,V_{\rm DDA},\,$ and $V_{\rm DDO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm DDA}$. The 10Ω resistor cn also be replaced by a ferrite bead.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

RELIABILITY INFORMATION

Table 6. $\theta_{\text{\tiny JA}}$ vs. Air Flow Table for 16 Lead TSSOP

θ_{JA} by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards137.1°C/W118.2°C/W106.8°C/WMulti-Layer PCB, JEDEC Standard Test Boards89.0°C/W81.8°C/W78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS86004-02 is: 2782

PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWIBOL	Minimum	Maximum		
N	16			
Α	1.20			
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	4.90	5.10		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0° 8°			
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS86004AG-02	86004A02	16 Lead TSSOP	Tube	0°C to 70°C
ICS86004AG-02T	86004A02	16 Lead TSSOP	2500 Tape & Reel	0°C to 70°C
ICS86004AG-02LF	TBD	16 Lead "Lead-Free" TSSOP	Tube	0°C to 70°C
ICS86004AG-02LFT	TBD	16 Lead "Lead-Free" TSSOP	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

