



**240pin Unbuffered DDR2 SDRAM MODULE with ECC**

Based on 64Mx8 DDR2 SDRAM B Die

**Features**

• Performance:

Speed Sort	PC2-4200	PC2-5300	PC2-6400	PC2-6400	Unit
	-37B	-3C	-25C	-25D	
DIMM $\overline{\text{CAS}}$ Latency	4	5	5	6	
f <sub>CK</sub> Clock Frequency	333	266	400	400	MHz
t <sub>CK</sub> Clock Cycle	3.75	3	2.5	2.5	ns
f <sub>DQ</sub> DQ Burst Frequency	667	533	800	800	MHz

- JEDEC Standard 240-pin Dual In-Line Memory Module
- 64Mx72, and 128Mx72 DDR2 Unbuffered DIMM based on 64Mx8 DDR2 SDRAM (NT5TU64M8BE)
- Intended for 266MHz, 333MHz, and 400MHz applications
- Inputs and outputs are SSTL-18 compatible
- $V_{DD} = V_{DDQ} = 1.8\text{Volt} \pm 0.1$
- SDRAMs have 4 internal banks for concurrent operation
- Differential clock inputs
- Data is read or written on both clock edges
- Bi-directional data strobe with one clock cycle preamble
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
  - Device  $\overline{\text{CAS}}$  Latency: 3,4,5 (-37B/-3C/-25C) & 4,5,6 (-25D)
  - Burst Type: Sequential or Interleave
  - Burst Length: 4, 8
  - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 14/10/1 Addressing (row/column/bank) – 512MB
- 14/10/2 Addressing (row/column/bank) – 1GB
- Serial Presence Detect
- Gold contacts
- SDRAMs in 60 ball BGA Package
- RoHS compliance

**Description**

NT512T72U89B0BY and NT1GT72U8PB0BY are 240-Pin Double Data Rate 2 (DDR2) Synchronous DRAM Unbuffered Dual In-Line Memory Module with ECC (UDIMM ECC), organized as one-rank 64Mx72 and two ranks 128Mx72 high-speed memory array. Modules use nine 64Mx8 (512MB) and eighteen 64Mx8 DDR2 SDRAMs in BGA package. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All NANYA DDR2 SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint. The DIMM is intended for use in applications operating up to 233 MHz (333MHz, 400MHz) clock speeds and achieves high-speed data transfer rates of up to 533MHz (667MHz, 800MHz). Prior to any access operation, the device  $\overline{\text{CAS}}$  latency and burst / length / operation type must be programmed into the DIMM by address inputs A0-A14 and I/O inputs BA0 and BA1 using the mode register set cycle. The DIMM uses serial presence-detect implemented via a serial 2,048-bit EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Ordering Information

Part Number	Speed			Organization	Leads	Power	Note			
	Frequency	Latency	PC							
NT512T72U89B0BY-37B	266MHz (3.75ns@ CL = 4)	DDR2-533	PC2-4200	64Mx72	Gold	1.8V				
NT512T72U89B0BY-3C	333MHz (3.0ns@ CL = 5)	DDR2-667	PC2-5300							
NT512T72U89B0BY-25C	400MHz (2.5ns@ CL = 5)	DDR2-800	PC2-6400							
NT512T72U89B0BY-25D	400MHz (2.5ns@ CL = 6)	DDR2-800	PC2-6400							
NT1GT72U8PB0BY-37B	266MHz (3.75ns@ CL = 4)	DDR2-533	PC2-4200	128Mx72				Gold	1.8V	
NT1GT72U8PB0BY-3C	333MHz (3.0ns@ CL = 5)	DDR2-667	PC2-5300							
NT1GT72U8PB0BY-25C	400MHz (2.5ns@ CL = 5)	DDR2-800	PC2-6400							
NT1GT72U8PB0BY-25D	400MHz (2.5ns@ CL = 6)	DDR2-800	PC2-6400							

## Pin Description

CK0-CK2, CK0-CK2	Differential Clock Inputs	DQ0-DQ63	Data input/output
CKE0, CKE1	Clock Enable	CB0-CB7	ECC Check Bit Data Input/Output
RAS	Row Address Strobe	DQS0-DQS8	Bidirectional data strobes
CAS	Column Address Strobe	DM0-DM8	Input Data Mask/High Data Strobes
WE	Write Enable	DQS0-DQS8	Differential data strobes
CS0, CS1	Chip Selects	V <sub>DD</sub>	Power (1.8V)
A0-A9, A11-A13	Address Inputs	V <sub>REF</sub>	Ref. Voltage for SSTL_18 inputs
A10/AP	Column Address Input/Auto-precharge	V <sub>DDSPD</sub>	Serial EEPROM positive power supply
BA0, BA1	SDRAM Bank Address Inputs	V <sub>SS</sub>	Ground
RESET	Reset pin	SCL	Serial Presence Detect Clock Input
ODT0, ODT1	Active termination control lines	SDA	Serial Presence Detect Data input/output
NC	No Connect	SA0-2	Serial Presence Detect Address Inputs

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Pinout

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	V <sub>REF</sub>	42	CB0	82	V <sub>SS</sub>	121	V <sub>SS</sub>	162	CB5	202	DM4
2	V <sub>SS</sub>	43	CB1	83	$\overline{\text{DQS4}}$	122	DQ4	163	V <sub>SS</sub>	203	NC
3	DQ0	44	V <sub>SS</sub>	84	DQS4	123	DQ5	164	DM8	204	V <sub>SS</sub>
4	DQ1	45	$\overline{\text{DQS8}}$	85	V <sub>SS</sub>	124	V <sub>SS</sub>	165	NC	205	DQ38
5	V <sub>SS</sub>	46	DQS8	86	DQ34	125	DM0	166	V <sub>SS</sub>	206	DQ39
6	$\overline{\text{DQS0}}$	47	V <sub>SS</sub>	87	DQ35	126	NC	167	CB6	207	V <sub>SS</sub>
7	DQS0	48	CB2	88	V <sub>SS</sub>	127	V <sub>SS</sub>	168	CB7	208	DQ44
8	V <sub>SS</sub>	49	CB3	89	DQ40	128	DQ6	169	V <sub>SS</sub>	209	DQ45
9	DQ2	50	V <sub>SS</sub>	90	DQ41	129	DQ7	170	V <sub>DDQ</sub>	210	V <sub>SS</sub>
10	DQ3	51	V <sub>DDQ</sub>	91	V <sub>SS</sub>	130	V <sub>SS</sub>	171	CKE1	211	DM5
11	V <sub>SS</sub>	52	CKE0	92	$\overline{\text{DQS5}}$	131	DQ12	172	V <sub>DD</sub>	212	NC
12	DQ8	53	V <sub>DD</sub>	93	DQS5	132	DQ13	173	NC	213	V <sub>SS</sub>
13	DQ9	54	NC	94	V <sub>SS</sub>	133	V <sub>SS</sub>	174	NC	214	DQ46
14	V <sub>SS</sub>	55	NC	95	DQ42	134	DM1	175	V <sub>DDQ</sub>	215	DQ47
15	$\overline{\text{DQS1}}$	56	V <sub>DDQ</sub>	96	DQ43	135	NC	176	A12	216	V <sub>SS</sub>
16	DQS1	57	A11	97	V <sub>SS</sub>	136	V <sub>SS</sub>	177	A9	217	DQ52
17	V <sub>SS</sub>	58	A7	98	DQ48	137	CK1	178	V <sub>DD</sub>	218	DQ53
18	NC	59	V <sub>DD</sub>	99	DQ49	138	$\overline{\text{CK1}}$	179	A8	219	V <sub>SS</sub>
19	NC	60	A5	100	V <sub>SS</sub>	139	V <sub>SS</sub>	180	A6	220	CK2
20	V <sub>SS</sub>	61	A4	101	SA2	140	DQ14	181	V <sub>DDQ</sub>	221	$\overline{\text{CK2}}$
21	DQ10	62	V <sub>DDQ</sub>	102	NC	141	DQ15	182	A3	222	V <sub>SS</sub>
22	DQ11	63	A2	103	V <sub>SS</sub>	142	V <sub>SS</sub>	183	A1	223	DM6
23	V <sub>SS</sub>	64	V <sub>DD</sub>	104	$\overline{\text{DQS6}}$	143	DQ20	184	V <sub>DD</sub>	224	NC
24	DQ16		KEY	105	DQS6	144	DQ21		KEY	225	V <sub>SS</sub>
25	DQ17	65	V <sub>SS</sub>	106	V <sub>SS</sub>	145	V <sub>SS</sub>	185	CK0	226	DQ54
26	V <sub>SS</sub>	66	V <sub>SS</sub>	107	DQ50	146	DM2	186	$\overline{\text{CK0}}$	227	DQ55
27	$\overline{\text{DQS2}}$	67	V <sub>DD</sub>	108	DQ51	147	NC	187	V <sub>DD</sub>	228	V <sub>SS</sub>
28	DQS2	68	NC	109	V <sub>SS</sub>	148	V <sub>SS</sub>	188	A0	229	DQ60
29	V <sub>SS</sub>	69	V <sub>DD</sub>	110	DQ56	149	DQ22	189	V <sub>DD</sub>	230	DQ61
30	DQ18	70	A10/AP	111	DQ57	150	DQ23	190	BA1	231	V <sub>SS</sub>
31	DQ19	71	BA0	112	V <sub>SS</sub>	151	V <sub>SS</sub>	191	V <sub>DDQ</sub>	232	DM7
32	V <sub>SS</sub>	72	V <sub>DDQ</sub>	113	$\overline{\text{DQS7}}$	152	DQ28	192	$\overline{\text{RAS}}$	233	NC
33	DQ24	73	$\overline{\text{WE}}$	114	DQS7	153	DQ29	193	$\overline{\text{CS0}}$	234	V <sub>SS</sub>
34	DQ25	74	$\overline{\text{CAS}}$	115	V <sub>SS</sub>	154	V <sub>SS</sub>	194	V <sub>DDQ</sub>	235	DQ62
35	V <sub>SS</sub>	75	V <sub>DDQ</sub>	116	DQ58	155	DM3	195	ODT0	236	DQ63
36	$\overline{\text{DQS3}}$	76	$\overline{\text{CS1}}$	117	DQ59	156	NC	196	A13	237	V <sub>SS</sub>
37	DQS3	77	ODT1	118	V <sub>SS</sub>	157	V <sub>SS</sub>	197	V <sub>DD</sub>	238	V <sub>DDSPD</sub>
38	V <sub>SS</sub>	78	V <sub>DDQ</sub>	119	SDA	158	DQ30	198	V <sub>SS</sub>	239	SA0
39	DQ26	79	V <sub>SS</sub>	120	SCL	159	DQ31	199	DQ36	240	SA1
40	DQ27	80	DQ32			160	V <sub>SS</sub>	200	DQ37		
41	V <sub>SS</sub>	81	DQ33			161	CB4	201	V <sub>SS</sub>		

### Input/Output Functional Description

Symbol	Type	Polarity	Function
CK0, CK1, CK2	(SSTL)	Positive Edge	The positive line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL. All the DDR2 SDRAM address and control inputs are sampled on the rising edge of their associated clocks.
$\overline{CK0}$ , $\overline{CK1}$ , $\overline{CK2}$	(SSTL)	Negative Edge	The negative line of the differential pair of system clock inputs which drives the input to the on-DIMM PLL.
CKE0, CKE1	(SSTL)	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self Refresh mode.
$\overline{CS0}$ , $\overline{CS1}$	(SSTL)	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ define the operation to be executed by the SDRAM.
V <sub>REF</sub>	Supply		Reference voltage for SSTL-18 inputs
V <sub>DDQ</sub>	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
ODT0, ODT1	Input	Active High	On-Die Termination control signals
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 – A9 A10/AP A11 – A13	(SSTL)	-	During a Bank Activate command cycle, A0-A14 defines the row address (RA0-RA13) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If AP is high, autoprecharge is selected and BA0/BA1 define the bank to be precharged. If AP is low, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 – DQ63 CB0-CB7	(SSTL)	Active High	Data and Check Bit Input/Output pins.
V <sub>DD</sub> , V <sub>SS</sub>	Supply		Power and ground for the DDR SDRAM input buffers and core logic
DQS0 – DQS8 $\overline{DQS0}$ – $\overline{DQS8}$	(SSTL)	Negative and Positive Edge	Data strobe for input and output data
DM0 – DM8	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect.
SA0 – SA2		-	Address inputs. Connected to either V <sub>DD</sub> or V <sub>SS</sub> on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V <sub>DD</sub> to act as a pull-up.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus line to V <sub>DD</sub> to act as a pull-up.
V <sub>DDSPD</sub>	Supply		Serial EEPROM positive power supply.

# NT512T72U89B0BY / NT1GT72U8PB0BY


512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Functional Block Diagram

(512MB, 1 Rank, 64Mx8 DDR2 SDRAMs)



- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
  2. DQ/DQS/DM/CKE/CS relationships are maintained as shown.
  3. DQ/DQS/DQS resistors are 22 ohms +/- 5%
  4. BAx, Ax, RAS, CAS, WE resistors are 5.1 ohms +/- 5%
  5. Address and control resistors are 22 Ohms +/- 5%

# NT512T72U89B0BY / NT1GT72U8PB0BY



512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC




## Functional Block Diagram

(1GB, 2 Rank, 64Mx8 DDR2 SDRAMs)



- BA0-BA1 — BA0-BA1 : SDRAMs D0-D17
- A0-A13 — A0-A13 : SDRAMs D0-D17
- RAS — RAS : SDRAMs D0-D17
- CAS — CAS : SDRAMs D0-D17
- WE — WE : SDRAMs D0-D17
- CKE0 — CKE : SDRAMs D0-D8
- CKE1 — CKE : SDRAMs D9-D17
- ODT0 — ODT : SDRAMs D0-D8
- ODT1 — ODT : SDRAMs D9-D17

- Notes :
1. DQ-to-I/O wiring may be changed within a byte.
  2. DQ/DQS/DMCKE/CS relationships are maintained as shown.
  3. DQ/DQS/DQS resistors are 22 Ohms +/- 5%
  4. BAx, Ax, RAS, CAS, WE resistors are 5.1 Ohms +/- 5%
  5. Address and control resistors are 22 Ohms +/- 5%



# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect – Part 1 of 3 (512MB)

64Mx72 1 RANK UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
0	Number of Serial PD Bytes Written during Production	128				80				
1	Total Number of Bytes in Serial PD device	256				08				
2	Fundamental Memory Type	DDR2				08				
3	Number of Row Addresses on Assembly	14				0E				
4	Number of Column Addresses on Assembly	10				0A				
5	Number of DIMM Bank, Package, and Height	1 rank, Height=30mm				60				
6	Data Width of this Assembly	72				48				
7	Reserved	Undefined				00				
8	Voltage Interface Level of this Assembly	SSTL_1.8V				05				
9	DDR2 SDRAM Cycle Time at CL=5	3.75 ns	3 ns	2.5 ns	2.5 ns	3D	30	25	25	
10	DDR2 SDRAM Access Time from Clock at CL=5	±0.50 ns	±0.45 ns	±0.40 ns	±0.40 ns	50	45	40	40	
11	DIMM Configuration Type	ECC				02				
12	Refresh Rate/Type	7.8µs/self				82				
13	Primary DDR2 SDRAM Width	X8				08				
14	Error Checking DDR2 SDRAM Device Width	X8				08				
15	Reserved	Undefined				00				
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8				0C				
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4				04				
18	DDR2 SDRAM Device Attributes: $\overline{\text{CAS}}$ Latencies Supported	3,4,5		4,5,6		38		70		
19	Reserved	<4.1mm				01				
20	DDR2 SDRAM DIMM Type Information	Regular UDIMM (133.35mm)				02				
21	DDR2 SDRAM Module Attributes:	Normal DIMM				00				
22	DDR2 SDRAM Device Attributes: General	Support weak Driver, 50Ω ODT, and PASR				07				
23	Minimum Clock Cycle at CL=4	3.75ns		3.0ns		3D		30		
24	Maximum Data Access Time ( $t_{ac}$ ) from Clock at CL=4	±0.5 ns		±0.45 ns		50		45		
25	Minimum Clock Cycle Time at CL=3	5.0 ns		3.75 ns		50		3D		
26	Maximum Data Access Time ( $t_{ac}$ ) from Clock at CL=3	±0.6 ns		±0.5 ns		60		50		
27	Minimum Row Precharge Time ( $t_{RP}$ )	15.0 ns	12.5 ns	15ns		3C	32	3C		
28	Minimum Row Active to Row Active delay ( $t_{RRD}$ )	7.5ns				1E				
29	Minimum RAS to CAS delay ( $t_{RCD}$ )	15.0 ns	12.5 ns	15 ns		3C	32	3C		
30	Minimum RAS Pulse Width ( $t_{RAS}$ )	45.0				2D				
31	Module Bank Density	512MB				80				
32	Address and Command Setup Time Before Clock ( $t_{IS}$ )	0.25 ns	0.20 ns	0.175ns		25	20	17		
33	Address and Command Hold Time After Clock ( $t_{IH}$ )	0.375 ns	0.275 ns	0.25ns		37	27	25		
34	Data Input Setup Time Before Clock ( $t_{DS}$ )	0.10ns		0.05ns		10		05		
35	Data Input Hold Time After Clock ( $t_{DH}$ )	0.225 ns	0.175 ns	0.125ns		22	17	12		
36	Write Recovery Time ( $t_{WR}$ )	15.0ns				3C				

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 2 of 3 (512MB)

64Mx64 1RANK UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
37	Internal Write to Read Command delay ( $t_{WTR}$ )	7.5ns				1E				
38	Internal Read to Precharge delay ( $t_{RTP}$ )	7.5ns				1E				
39	Memory Analysis Probe Characteristics	Undefined				00				
40	Extension of Byte 41 $t_{RC}$ and Byte 42 $t_{RFC}$	00: The number below a decimal point of $t_{RC}$ and $t_{RFC}$ are 0, $t_{RFC}$ is less than 256ns. 30: The number below a decimal point of $t_{RC}$ is 5, $t_{RFC}$ is less than 256ns.				00	30	00		
41	Minimum Core Cycle Time ( $t_{RC}$ )	60.0 ns	57.5 ns	60.0 ns	3C	39	3C			
42	Min. Auto Refresh Command Cycle Time ( $t_{RFC}$ )	105ns				69				
43	Maximum Clock Cycle Time ( $t_{CK}$ )	8.0ns				80				
44	Max. DQS-DQ Skew Factor ( $t_{DQS}$ ) (ns)	0.3 ns	0.24 ns	0.20 ns	1E	18	14			
45	Read Data Hold Skew Factor ( $t_{QHS}$ ) (ns)	0.40 ns	0.34 ns	0.30 ns	28	22	1E			
46	PLL Relock Time	N/A				00				
47	Tcasemax DT4R4W Delta	50: Max 95°C / DT4RDT4W=0°C 53: Max95°C/DT4RDT4W=1.2°C				50	53	50		
48	Thermal Resistance of DRAM Package from Top (Case) to Ambient (Psi-T-A DRAM)	61°C/W				7A				
49	DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits)	8.11 °C	8.69 °C	9.74 °C	4B	53	63			
50	DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q)	4.64 °C	5.8 °C	5.91 °C	2F	3A	3C			
51	DRAM Case Temperature Rise from Ambient due to Precharge Power-Down (DT2P)	0.81 °C				37				
52	DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N)	4.98 °C	5.8 °C	6.95 °C	22	27	2F			
53	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3Pfast)	3.25 °C	3.82 °C	4.52 °C	41	4D	5B			
54	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3Pslow)	1.04 °C				2A				
55	DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit)	12.75 °C	15.07 °C	17.96 °C	40	4C	5C			
56	DRAM Case Temperature Rise from Ambient due to Burst Refresh (ST5B)	17.39 °C	18.54 °C	20.28 °C	23	26	29			
57	DRAM Case Temperature Rise from Ambient due to Bank interleave Reads with Auto-Precharge (DT7)	18.54 °C	19.7 °C		26	28				
58	Thermal Resistance of PLL Package from Top (Case) to Ambient (Psi T-A PLL)	00				00				
59	Thermal Resistance of Register Package from Top (Case) to Ambient (Psi T-A Register)	00				00				
60	PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active)	00				00				
61	Register Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit)	00				00				
62	SPD Reversion	1.2				12				



# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 3 of 3 (512MB)

64Mx64 1RANK UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
63	Checksum for byte 0-62	Checksumdata				5C	50	6E	52	
64-71	Manufacture's JEDEC ID Code	NANYA				7F7F7F0B00000000				
72	Module Manufacturing Location	Manufacturing Code				--				
73-91	Module Part number	Module Part Number in ASCII				--				1
92-255	Reserved	Undefined				--				
Note 1: NT512T72U89B0BY-37B → 4E54353132543732553839423042592D333742 NT512T72U89B0BY-3C → 4E54353132543732553839423042592D334320 NT512T72U89B0BY-25C → 4E54353132543732553839423042592D323543 NT512T72U89B0BY-25D → 4E54353132543732553839423042592D323544										

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect – Part 1 of 3 (1GB)

128Mx72 2 RANKs UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
0	Number of Serial PD Bytes Written during Production	128				80				
1	Total Number of Bytes in Serial PD device	256				08				
2	Fundamental Memory Type	DDR2				08				
3	Number of Row Addresses on Assembly	14				0E				
4	Number of Column Addresses on Assembly	10				0A				
5	Number of DIMM Bank, Package, and Height	2 rank, Height=30mm				61				
6	Data Width of this Assembly	72				48				
7	Reserved	Undefined				00				
8	Voltage Interface Level of this Assembly	SSTL_1.8V				05				
9	DDR2 SDRAM Cycle Time at CL=5	3.75 ns	3 ns	2.5 ns	2.5 ns	3D	30	25	25	
10	DDR2 SDRAM Access Time from Clock at CL=5	±0.50 ns	±0.45 ns	±0.40 ns	±0.40 ns	50	45	40	40	
11	DIMM Configuration Type	ECC				02				
12	Refresh Rate/Type	7.8µs/self				82				
13	Primary DDR2 SDRAM Width	X8				08				
14	Error Checking DDR2 SDRAM Device Width	X8				08				
15	Reserved	Undefined				00				
16	DDR2 SDRAM Device Attributes: Burst Length Supported	4,8				0C				
17	DDR2 SDRAM Device Attributes: Number of Device Banks	4				04				
18	DDR2 SDRAM Device Attributes: $\overline{\text{CAS}}$ Latencies Supported	3,4,5		4,5,6		38		70		
19	Reserved	<4.1mm				01				
20	DDR2 SDRAM DIMM Type Information	Regular UDIMM (133.35mm)				02				
21	DDR2 SDRAM Module Attributes:	Normal DIMM				00				
22	DDR2 SDRAM Device Attributes: General	Support weak Driver, 50Ω ODT, and PASR				07				
23	Minimum Clock Cycle at CL=4	3.75ns		3.0ns		3D		30		
24	Maximum Data Access Time ( $t_{ac}$ ) from Clock at CL=4	±0.5 ns		±0.45 ns		50		45		
25	Minimum Clock Cycle Time at CL=3	5.0 ns		3.75 ns		50		3D		
26	Maximum Data Access Time ( $t_{ac}$ ) from Clock at CL=3	±0.6 ns		±0.5 ns		60		50		
27	Minimum Row Precharge Time ( $t_{RP}$ )	15.0 ns	12.5 ns	15ns		3C	32	3C		
28	Minimum Row Active to Row Active delay ( $t_{RRD}$ )	7.5ns				1E				
29	Minimum RAS to CAS delay ( $t_{RCD}$ )	15.0 ns	12.5 ns	15 ns		3C	32	3C		
30	Minimum RAS Pulse Width ( $t_{RAS}$ )	45.0				2D				
31	Module Bank Density	512MB				80				
32	Address and Command Setup Time Before Clock ( $t_{IS}$ )	0.25 ns	0.20 ns	0.175ns		25	20	17		
33	Address and Command Hold Time After Clock ( $t_{IH}$ )	0.375 ns	0.275 ns	0.25ns		37	27	25		
34	Data Input Setup Time Before Clock ( $t_{DS}$ )	0.10ns		0.05ns		10		05		
35	Data Input Hold Time After Clock ( $t_{DH}$ )	0.225 ns	0.175 ns	0.125ns		22	17	12		
36	Write Recovery Time ( $t_{WR}$ )	15.0ns				3C				

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 2 of 3 (1GB)

128Mx64 2RANKs UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
37	Internal Write to Read Command delay ( $t_{WTR}$ )	7.5ns				1E				
38	Internal Read to Precharge delay ( $t_{RTP}$ )	7.5ns				1E				
39	Memory Analysis Probe Characteristics	Undefined				00				
40	Extension of Byte 41 $t_{RC}$ and Byte 42 $t_{RFC}$	00: The number below a decimal point of $t_{RC}$ and $t_{RFC}$ are 0, $t_{RFC}$ is less than 256ns. 30: The number below a decimal point of $t_{RC}$ is 5, $t_{RFC}$ is less than 256ns.				00	30	00		
41	Minimum Core Cycle Time ( $t_{RC}$ )	60.0 ns	57.5 ns	60.0 ns	3C	39	3C			
42	Min. Auto Refresh Command Cycle Time ( $t_{RFC}$ )	105ns				69				
43	Maximum Clock Cycle Time ( $t_{CK}$ )	8.0ns				80				
44	Max. DQS-DQ Skew Factor ( $t_{DOS}$ ) (ns)	0.3 ns	0.24 ns	0.20 ns	1E	18	14			
45	Read Data Hold Skew Factor ( $t_{QHS}$ ) (ns)	0.40 ns	0.34 ns	0.30 ns	28	22	1E			
46	PLL Relock Time	N/A				00				
47	Tcasemax DT4R4W Delta	50: Max 95°C / DT4RDT4W=0°C 53: Max95°C/DT4RDT4W=1.2°C				50	53	50		
48	Thermal Resistance of DRAM Package from Top (Case) to Ambient (Psi-T-A DRAM)	61°C/W				7A				
49	DRAM Case Temperature Rise from Ambient due to Activate-Precharge/Mode Bits (DT0/Mode Bits)	8.11 °C	8.69 °C	9.74 °C	4B	53	63			
50	DRAM Case Temperature Rise from Ambient due to Precharge/Quiet Standby (DT2N/DT2Q)	4.64 °C	5.8 °C	5.91 °C	2F	3A	3C			
51	DRAM Case Temperature Rise from Ambient due to Precharge Power-Down (DT2P)	0.81 °C				37				
52	DRAM Case Temperature Rise from Ambient due to Active Standby (DT3N)	4.98 °C	5.8 °C	6.95 °C	22	27	2F			
53	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Fast PDN Exit (DT3Pfast)	3.25 °C	3.82 °C	4.52 °C	41	4D	5B			
54	DRAM Case Temperature Rise from Ambient due to Active Power-Down with Slow PDN Exit (DT3Pslow)	1.04 °C				2A				
55	DRAM Case Temperature Rise from Ambient due to Page Open Burst Read/DT4R4W Mode Bit (DT4R/DT4R4W Mode Bit)	12.75 °C	15.07 °C	17.96 °C	40	4C	5C			
56	DRAM Case Temperature Rise from Ambient due to Burst Refresh (ST5B)	17.39 °C	18.54 °C	20.28 °C	23	26	29			
57	DRAM Case Temperature Rise from Ambient due to Bank interleave Reads with Auto-Precharge (DT7)	18.54 °C	19.7 °C		26	28				
58	Thermal Resistance of PLL Package from Top (Case) to Ambient (Psi T-A PLL)	00				00				
59	Thermal Resistance of Register Package from Top (Case) to Ambient (Psi T-A Register)	00				00				
60	PLL Case Temperature Rise from Ambient due to PLL Active (DT PLL Active)	00				00				
61	Register Case Temperature Rise from Ambient due to Register Active/Mode Bit (DT Register Active/Mode Bit)	00				00				
62	SPD Reversion	1.2				12				

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Serial Presence Detect -- Part 3 of 3 (1GB)

128Mx64 2RANKs UNBUFFERED DDR2 SDRAM DIMM based on 64Mx8, 4Banks, 8K Refresh, 1.8V DDR2 SDRAMs with SPD

Byte	Description	SPD Entry Value				Serial PD Data Entry (Hexadecimal)				Note
		-37B	-3C	-25C	-25D	-37B	-3C	-25C	-25D	
63	Checksum for byte 0-62	Checksumdata				5D	51	6F	53	
64-71	Manufacture's JEDEC ID Code	NANYA				7F7F7F0B00000000				
72	Module Manufacturing Location	Manufacturing Code				--				
73-91	Module Part number	Module Part Number in ASCII				--				1
92-255	Reserved	Undefined				--				

Note 1: NT1GT72U8PB0BY-37B → 4E543147543732553850423042592D33374220  
NT1GT72U8PB0BY-3C → 4E543147543732553850423042592D33432020  
NT1GT72U8PB0BY-25C → 4E543147543732553850423042592D32354320  
NT1GT72U8PB0BY-25D → 4E543147543732553850423042592D32354420



### Environmental Requirements

Symbol	Parameter	Rating	Units
T <sub>OPR</sub>	Operating Temperature (ambient)	0 to 55	°C
H <sub>OPR</sub>	Operating Humidity (relative)	10 to 90	%
T <sub>STG</sub>	Storage Temperature	-50 to 100	°C
H <sub>STG</sub>	Storage Humidity (without condensation)	5 to 95	%
	Barometric pressure (operating & storage) up to 9850ft.	105 to 69	kPa

**Note:** Stress greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units
V <sub>DD</sub>	Voltage on VDD pins relative to Vss	-1.0 to +2.3	V
V <sub>DDQ</sub>	Voltage on VDDQ pins relative to Vss	-0.5 to +2.3	V
V <sub>DDL</sub>	Voltage on VDDL pins relative to Vss	-0.5 to +2.3	V
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on I/O pins relative to Vss	-0.5 to +2.3	V
T <sub>STG</sub>	Storage Temperature (Plastic)	-55 to +100	°C

**Note:** Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Storage temperature is the case surface temperature on the center/top side of the DRAM.

### Operating temperature Conditions

Symbol	Parameter	Rating	Units	Note
T <sub>CASE</sub>	Operating Temperature (Ambient)	0 to 95	°C	1

**Note:**

- Case temperature is measured at top and center side of any DRAMs.
- t<sub>CASE</sub> > 85 °C → t<sub>REFI</sub> = 3.9 μs

### DC Electrical Characteristics and Operating Conditions

Symbol	Parameter	Min	Max	Units	Notes
V <sub>DD</sub>	Supply Voltage	1.7	1.9	V	1
V <sub>DDL</sub>	DLL Supply Voltage	1.7	1.9	V	1
V <sub>DDQ</sub>	Output Supply Voltage	1.7	1.9	V	1
V <sub>SS</sub> , V <sub>SSQ</sub>	Supply Voltage, I/O Supply Voltage	0	0	V	
V <sub>REF</sub>	Input Reference Voltage	0.49V <sub>DDQ</sub>	0.51V <sub>DDQ</sub>	V	1, 2
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> - 0.04	V <sub>REF</sub> + 0.04	V	3

**Note:**

- There is no specific device VDD supply voltage requirement for SSTL\_18 compliance. However, VDDQ must be less than or equal to VDD under all conditions.
- VREF is expected to be equal to 0.5 V<sub>DDQ</sub> of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed 2% of the DC value.
- VTT of transmitting device must track VREF of receiving device.

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## ODT DC Electrical Characteristics

Parameter/Condition	Symbol	Min.	Nom.	Max.	Units	Note
Rtt effective impedance value for EMRS(A6,A2)=0,1; 75ohm	Rtt1(eff)	60	75	90	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,0; 150ohm	Rtt2(eff)	120	150	180	ohm	1
Rtt effective impedance value for EMRS(A6,A2)=1,1; 50ohm	Rtt3(eff)	40	50	60	ohm	1
Deviation of $V_M$ with respect to $V_{DDQ}/2$	Delta VM	-6		+6	%	1

Note1: Test condition for Rtt measurements.

## Input AC/DC logic level

Symbol	Parameter	DDR2-533		DDR2-667/DDR2-800		Units
		Min.	Max.	Min.	Max.	
V <sub>IH</sub> (AC)	Input High (Logic1) Voltage	V <sub>REF</sub> + 0.250	-	V <sub>REF</sub> + 0.200	-	V
V <sub>IL</sub> (AC)	Input Low (Logic0) Voltage	-	V <sub>REF</sub> - 0.250	-	V <sub>REF</sub> - 0.200	V
V <sub>IH</sub> (DC)	Input High (Logic1) Voltage	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V <sub>REF</sub> + 0.125	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub> (DC)	Input Low (Logic0) Voltage	-0.3	V <sub>REF</sub> - 0.125	-0.3	V <sub>REF</sub> - 0.125	V

## Operating, Standby, and Refresh Currents

T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = V<sub>DD</sub> = 1.8V ± 0.1V (512MB, 1 Rank, 64Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-4200 (-37B)	PC2-5300 (-3C)	PC2-6400 (-25C)	PC2-6400 (-25D)	Unit
I <sub>DD0</sub>	Operating Current: one bank; active/precharge; t <sub>RC</sub> = t <sub>RC</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	630	675	765	765	mA
I <sub>DD1</sub>	Operating Current: one bank; active/read/precharge; Burst = 2; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA; address and control inputs changing once per clock cycle	720	810	900	900	mA
I <sub>DD2P</sub>	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN)	63	63	63	63	mA
I <sub>DD2N</sub>	Idle Standby Current: CS ≥ V <sub>IH</sub> (MIN); all banks idle; CKE ≥ V <sub>IH</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); address and control inputs changing once per clock cycle	360	450	459	459	mA
I <sub>DD2Q</sub>	Precharge standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (IDD); CKE is high; CS is high; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	315	360	405	405	mA
I <sub>DD3PF</sub>	Active Power-Down Standby Current: one bank active; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); Fast PDN Exit MRS(12) = 0mA	252	297	351	351	mA
I <sub>DD3PS</sub>	Active Power-Down Standby Current: one bank active; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); Slow PDN Exit MRS(12) = 1mA	81	81	81	81	mA
I <sub>DD3N</sub>	Active Standby Current: one bank; active/precharge; CS ≥ V <sub>IH</sub> (MIN); CKE ≥ V <sub>IH</sub> (MIN); t <sub>RC</sub> = t <sub>RAS</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	387	450	540	540	mA
I <sub>DD4W</sub>	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN)	990	1260	1350	1350	mA
I <sub>DD4R</sub>	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA	990	1170	1305	1305	mA
I <sub>DD5B</sub>	Burst Refresh Current: t <sub>RFC</sub> = t <sub>RFC</sub> (MIN)	1350	1440	1575	1575	mA
I <sub>DD6</sub>	Self-Refresh Current: CKE ≤ 0.2V	63	63	63	63	mA
I <sub>DD7</sub>	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t <sub>RC</sub> = t <sub>RC</sub> (min); I <sub>OUT</sub> = 0mA.	1440	1530	1530	1530	mA

Note: Module IDD was calculated from component IDD. It may differ from the actual measurement.

# NT512T72U89B0BY / NT1GT72U8PB0BY

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Operating, Standby, and Refresh Currents

T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = V<sub>DD</sub> = 1.8V ± 0.1V (1GB, 2 Ranks, 64Mx8 DDR2 SDRAMs)

Symbol	Parameter/Condition	PC2-4200 (-37B)	PC2-5300 (-3C)	PC2-6400 (-25C)	PC2-6400 (-25D)	Unit
I <sub>DD0</sub>	Operating Current: one bank; active/precharge; t <sub>RC</sub> = t <sub>RC</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	990	1125	1224	1224	mA
I <sub>DD1</sub>	Operating Current: one bank; active/read/precharge; Burst = 2; t <sub>RC</sub> = t <sub>RC</sub> (MIN); CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA; address and control inputs changing once per clock cycle	1080	1260	1359	1359	mA
I <sub>DD2P</sub>	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN)	126	126	126	126	mA
I <sub>DD2N</sub>	Idle Standby Current: CS ≥ V <sub>IH</sub> (MIN); all banks idle; CKE ≥ V <sub>IH</sub> (MIN); t <sub>CK</sub> = t <sub>CK</sub> (MIN); address and control inputs changing once per clock cycle	720	900	918	918	mA
I <sub>DD2Q</sub>	Precharge standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (IDD); CKE is high; CS is high; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	630	720	810	810	mA
I <sub>DD3PF</sub>	Active Power-Down Standby Current: one bank active; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); Fast PDN Exit MRS(12) = 0mA	504	594	702	702	mA
I <sub>DD3PS</sub>	Active Power-Down Standby Current: one bank active; power-down mode; CKE ≤ V <sub>IL</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); Slow PDN Exit MRS(12) = 1mA	162	162	162	162	mA
I <sub>DD3N</sub>	Active Standby Current: one bank; active/precharge; CS ≥ V <sub>IH</sub> (MIN); CKE ≥ V <sub>IH</sub> (MIN); t <sub>RC</sub> = t <sub>RAS</sub> (MAX); t <sub>CK</sub> = t <sub>CK</sub> (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	747	900	999	999	mA
I <sub>DD4W</sub>	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN)	1350	1710	1809	1809	mA
I <sub>DD4R</sub>	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; t <sub>CK</sub> = t <sub>CK</sub> (MIN); I <sub>OUT</sub> = 0mA	1350	1620	1764	1764	mA
I <sub>DD5B</sub>	Burst Refresh Current: t <sub>RFC</sub> = t <sub>RFC</sub> (MIN)	1710	1890	2034	2034	mA
I <sub>DD6</sub>	Self-Refresh Current: CKE ≤ 0.2V	126	126	126	126	mA
I <sub>DD7</sub>	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t <sub>RC</sub> = t <sub>RC</sub> (min); I <sub>OUT</sub> = 0mA.	1800	1980	1989	1989	mA

Note: Module IDD was calculated from component IDD. It may differ from the actual measurement.



**AC Timing Specifications for DDR2 SDRAM Devices Used on Module**

(T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = 1.8V ± 0.1V; V<sub>DD</sub> = 1.8V ± 0.1V, See AC Characteristics) (Part 1 of 2)

Symbol	Parameter	-37B		-3C		-25C/-25D		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>AC</sub>	DQ output access time from CK/ $\overline{\text{CK}}$	-0.5	+0.5	-0.48	+0.52	-0.40	+0.40	ns	
t <sub>DQSCK</sub>	DQS output access time from CK/ $\overline{\text{CK}}$	-0.45	+0.45	-0.4	+0.4	-0.35	+0.35	ns	
t <sub>CH</sub>	CK high-level width	0.45	0.55	0.48	0.52	0.48	0.52	t <sub>CK</sub>	
t <sub>CL</sub>	CK low-level width	0.45	0.55	0.48	0.52	0.48	0.52	t <sub>CK</sub>	
t <sub>HP</sub>	Minimum half clk period for any given cycle; defined by clk high (t <sub>CH</sub> ) or clk low (t <sub>CL</sub> ) time	t <sub>CH</sub> or t <sub>CL</sub>	-	t <sub>CH</sub> or t <sub>CL</sub>	-	t <sub>CH</sub> or t <sub>CL</sub>	-	t <sub>CK</sub>	
t <sub>CK</sub>	Clock Cycle Time	3.75	8	3	8	2.5	8	ns	
t <sub>DH</sub>	DQ and DM input hold time	225	-	175	-	125	-	ps	
t <sub>DS</sub>	DQ and DM input setup time	100	-	100	-	50	-	ps	
t <sub>IPW</sub>	Input pulse width	0.6	-	0.6	-	0.6	-	t <sub>CK</sub>	
t <sub>DIPW</sub>	DQ and DM input pulse width (each input)	0.35	-	0.35	-	0.35	-	t <sub>CK</sub>	
t <sub>HZ</sub>	Data-out high-impedance time from CK/ $\overline{\text{CK}}$	-	t <sub>AC max</sub>	-	t <sub>AC max</sub>	-	t <sub>AC max</sub>	ns	
t <sub>LZ(DQ)</sub>	Data-out low-impedance time from CK/ $\overline{\text{CK}}$	2t <sub>AC min</sub>	t <sub>AC max</sub>	2t <sub>AC min</sub>	t <sub>AC max</sub>	2t <sub>AC min</sub>	t <sub>AC max</sub>	ns	
t <sub>LZ(DQS)</sub>	DQS low-impedance time from CK/ $\overline{\text{CK}}$	t <sub>AC min</sub>	t <sub>AC max</sub>	t <sub>AC min</sub>	t <sub>AC max</sub>	t <sub>AC min</sub>	t <sub>AC max</sub>	ns	
t <sub>DQSQ</sub>	DQS-DQ skew (DQS & associated DQ signals)	-	0.30	-	0.24	-	0.20	ns	
t <sub>QHS</sub>	Data hold Skew Factor	-	0.4	-	0.34	-	0.30	ns	
t <sub>QH</sub>	Data output hold time from DQS	t <sub>HP</sub> - t <sub>QHS</sub>	-	t <sub>HP</sub> - t <sub>QHS</sub>	-	t <sub>HP</sub> - t <sub>QHS</sub>	-	ns	
t <sub>DQSS</sub>	Write command to 1st DQS latching transition	-0.25	0.25	-0.25	0.25	-0.25	0.25	t <sub>CK</sub>	
t <sub>DQSH</sub>	DQS input high pulse width	0.35	-	0.35	-	0.35	-	t <sub>CK</sub>	
t <sub>DQSL</sub>	DQS input low pulse width	0.35	-	0.35	-	0.35	-	t <sub>CK</sub>	
t <sub>DSS</sub>	DQS falling edge to CK setup time (write cycle)	0.2	-	0.2	-	0.2	-	t <sub>CK</sub>	
t <sub>DSH</sub>	DQS falling edge hold time from CK (write cycle)	0.2	-	0.2	-	0.2	-	t <sub>CK</sub>	
t <sub>MRD</sub>	Mode register set command cycle time	2	-	2	-	2	-	t <sub>CK</sub>	
t <sub>WPST</sub>	Write postamble	0.40	0.60	0.40	0.60	0.40	0.60	t <sub>CK</sub>	
t <sub>WPRE</sub>	Write preamble	0.35	-	0.35	-	0.35	-	t <sub>CK</sub>	
t <sub>IH</sub>	Address and control input hold time	0.375	-	0.275	-	0.250	-	ns	
t <sub>IS</sub>	Address and control input setup time	0.25	-	0.2	-	0.175	-	ns	
t <sub>RPRE</sub>	Read preamble	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK</sub>	
t <sub>RPST</sub>	Read postamble	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
t <sub>Delay</sub>	Minimum time clocks remains ON after CKE asynchronously drops Low	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>	-	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>	-	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>	-	ns	
t <sub>RFC</sub>	Refresh to active/Refresh command time	105		105		105		ns	

**AC Timing Specifications for DDR2 SDRAM Devices Used on Module**


(T<sub>CASE</sub> = 0 °C ~ 85 °C; V<sub>DDQ</sub> = 1.8V ± 0.1V; V<sub>DD</sub> = 1.8V ± 0.1V, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	-37B		-3C		-25C/-25D		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
t <sub>REFI</sub>	Average Periodic Refresh Interval (85°C < T <sub>CASE</sub> ≤ 95°C)	3.9		3.9		3.9		μs	
	Average Periodic Refresh Interval (0°C ≤ T <sub>CASE</sub> ≤ 85°C)	7.8		7.8		7.8		μs	
t <sub>RRD</sub>	Active bank A to Active bank B command	7.5	-	7.5	-	7.5	-	ns	
t <sub>CCD</sub>	$\overline{\text{CAS}}$ to $\overline{\text{CAS}}$	2	-	2	-	2	-	t <sub>CK</sub>	
t <sub>WR</sub>	Write recovery time	15	-	15	-	15	-	ns	
WR	Write recovery time with Auto-Precharge	t <sub>WR</sub> /t <sub>CK</sub>		t <sub>WR</sub> /t <sub>CK</sub>		t <sub>WR</sub> /t <sub>CK</sub>		ns	
t <sub>DAL</sub>	Auto precharge write recovery + precharge time	WR + t <sub>RP</sub>	-	WR + t <sub>RP</sub>	-	WR + t <sub>RP</sub>	-	t <sub>CK</sub>	
t <sub>WTR</sub>	Internal write to read command delay	7.5	-	7.5	-	7.5	-	ns	
t <sub>RTP</sub>	Internal read to precharge command delay	7.5	-	7.5	-	7.5	-	ns	
t <sub>XSNR</sub>	Exit self refresh to a Non-read command	t <sub>RFC</sub> + 10	-	t <sub>RFC</sub> + 10	-	t <sub>RFC</sub> + 10	-	ns	
t <sub>XSRD</sub>	Exit self refresh to a Read command	200	-	200	-	200	-	t <sub>CK</sub>	
t <sub>XP</sub>	Exit precharge power down to any Non- read command	2	-	2	-	2	-	t <sub>CK</sub>	
t <sub>XARD</sub>	Exit active power down to read command	2	-	2	-	2	-	t <sub>CK</sub>	
t <sub>XARDS</sub>	Exit active power down to read command	6-AL	-	7-AL	-	8-AL	-	t <sub>CK</sub>	
t <sub>CKE</sub>	CKE minimum pulse width	3	-	3	-	3	-	t <sub>CK</sub>	
t <sub>OIT</sub>	OCD drive mode output delay	0	12	0	12	0	12	ns	
<b>ODT</b>									
t <sub>AOND</sub>	ODT turn-on delay	2	2	2	2	2	2	t <sub>CK</sub>	
t <sub>AON</sub>	ODT turn-on	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 1	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 0.7	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 0.7	ns	
t <sub>AONPD</sub>	ODT turn-on (Power down mode)	t <sub>AC</sub> (min) + 2	2t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	t <sub>AC</sub> (min) + 2	2t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	t <sub>AC</sub> (min) + 2	2t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	ns	
t <sub>AOFD</sub>	ODT turn-off delay	2.5	2.5	2.5	2.5	2.5	2.5	t <sub>CK</sub>	
t <sub>AOF</sub>	ODT turn-off	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 0.6	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 0.6	t <sub>AC</sub> (min)	t <sub>AC</sub> (max) + 0.6	ns	
t <sub>AOFPD</sub>	ODT turn-off (Power down mode)	t <sub>AC</sub> (min) + 2	2.5t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	t <sub>AC</sub> (min) + 2	2.5t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	t <sub>AC</sub> (min) + 2	2.5t <sub>CK</sub> + t <sub>AC</sub> (max) + 1	ns	
t <sub>ANPD</sub>	ODT to power down entry latency	3	-	3	-	3	-	t <sub>CK</sub>	
t <sub>AXPD</sub>	ODT power down exit latency	8	-	8	-	8	-	t <sub>CK</sub>	

<b>Speed Grade Definition</b>										
Symbol	Parameter	-37B		-3C		-25C		-25D		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RAS</sub>	Row Active Time	45	70000	45	70000	45	70000	45	70000	ns
t <sub>RCD</sub>	RAS to CAS delay	15	-	15	-	12.5	-	15	-	ns
t <sub>RC</sub>	Row Cycle Time	60	-	60	-	57.5	-	60	-	ns
t <sub>RP</sub>	Row Precharge Time	15	-	15	-	12.5	-	15	-	ns

### Package Dimensions

(512MB, 1 Rank, 64Mx8 DDR2 SDRAMs)



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Note: Device position is only for reference.

# NT512T72U89B0BY / NT1GT72U8PB0BY


512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



## Package Dimensions

(1GB, 2 Ranks, 64Mx8 DDR2 SDRAMs)



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Note: Device position is only for reference.

**NT512T72U89B0BY / NT1GT72U8PB0BY**

512MB: 64M x 72 / 1GB: 128M x 72

Unbuffered DDR2 SDRAM DIMM with ECC



**Revision Log**

Rev	Date	Modification
1.0	06/2006	Official Release
1.1	08/2006	Update Package Dimensions.
1.2	12/2006	Add DDR2-800 spec.
1.3	03/2007	Modified Ordering Information