# **SRAM**

# 64K x 4 SRAM

## **FEATURES**

- High speed: 10, 12, 15, 20 and 25
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE option
- All inputs and outputs are TTL-compatible

OPTIONS		MARKING
<ul> <li>Timing</li> </ul>		
10ns access		-10
12ns access		-12
15ns access		-15
20ns access		-20
25ns access		-25
Packages		
Plastic DIP (3	300 mil)	None
Plastic SOJ (3	300 mil)	DJ
2V data reter	ntion (optional)	L
• Low power (	-	P
Temperature		
	(0°C to +70°C)	None
Industrial	(-40°C to +85°C)	IT
Automotive	(-40°C to +125°C	) AT
Extended	(-55°C to +125°C	) XT

• Part Number Example: MT5C2564DJ-15 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

## GENERAL DESCRIPTION

The MT5C2564 is organized as a 65,536 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) with all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes LOW. The device offers a reduced power standby mode when


PIN A	ASSIGNM	ENT (Top V	iew)
<b>24-Pi</b> i (SA			<b>Pin SOJ</b> SD-1)
A0 [ 1	24   Vcc 23   A15 22   A14 21   A13 20   A12 19   A11 18   A10 17   DQ4 16   DQ3 15   DQ2 14   DQ1 13   WE	A0 [ 1	24 Vcc 23 J A15 22 J A14 21 J A13 20 J A12 19 J A11 18 J A10 17 J DQ4 16 J DQ3 15 J DQ2 14 J DQ1 13 J WE

disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the  $\overline{WE}$  and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

## **FUNCTIONAL BLOCK DIAGRAM**



## **TRUTH TABLE**

MODE	CE	WE	DQ	POWER
STANDBY	Н	X	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	D	ACTIVE

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc +1V
Junction Temperature**	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	1Lı	-5	5	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	<b>IL</b> o	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	٧	1

						MAX				
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10 <sup>†</sup>	-12 <sup>†</sup>	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	lcc	130	200	180	165	150	140	mA	3, 13
	P version	lcc	100	-	-	140	125	120	mA	3, 13
Power Supply Current: Standby	СЕ ≥ Viн; Vcc = MAX f = MAX = 1/ tRC outputs open	ISB1	24	55	50	45	40	35	mA	13
	P version	Is <sub>B1</sub>	1.4	-	-	4	4	4	mA	13
Vin	CE ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	ISB2	0.6	5	5	5	5	7	mA	13
	P version	IsB2	0.4	-	-	3	3	3	mA	13

<sup>†</sup>P version not available with this speed.

## **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Ci	6	pF	4
Output Capacitance	Vcc = 5V	Co	6	pF	4

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5)  $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

<del></del>		-1	0	-12		-1	5	-2	20	-25		i	
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle													
READ cycle time	<sup>t</sup> RC	10		12		15		20		25		ns	
Address access time	†AA		10		12		15		20		25	ns	
Chip Enable access time	tACE		10		12		15		20		25	ns	
Output hold from address change	HO <sup>†</sup>	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	†LZCE	3		3		3		3		3		ns	7
Chip disable to output in High-Z	<sup>†</sup> HZCE		5		6		8		9		9	ns	6, 7
Chip Enable to power-up time	¹PU	0		0		0		0		0		ns	4
Chip disable to power-down time	¹PD		10		12		15		20		25	ns	4
WRITE Cycle	•												
WRITE cycle time	WC	10		12		15		20		25		ns	
Chip Enable to end of write	<sup>t</sup> CW	7		8		10		12		15		ns	
Chip Enable to end of write (P and LP version)	tcw	-		-		12		12		15		ns	
Address valid to end of write	<sup>t</sup> AW	7		8		10	Γ	12		15		ns	
Address valid to end of write (P and LP version)	<sup>t</sup> AW	-		-		12		12		15		ns	
Address setup time	†AS	0		0		0		0		0		ns	
Address hold from end of write	†AH	1		1		1		1		1		ns	
WRITE pulse width	tWP1	7		8		10		12		15		ns	
WRITE pulse width	tWP2	10		12		12		15		15		ns	
Data setup time	†DS	6		7		7		10		10		ns	
Data hold time	<sup>t</sup> DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	¹LZWE	2		2		2		2		2		ns	7
Write Enable to output in High-Z	HZWE		5		6		7		8		10	ns	6, 7

## **INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)**

The following specifications are to be used for Industrial Temperature (IT) MT5C2564 SRAMs. (-40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C)

			J		MAX				
DESCRIPTION	CONDITIONS	SYMBOL	-10	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC outputs open	lcc	210	190	170	160	150	mA	3
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	ISB1	65	60	50	45	40	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	ISB2	6	6	6	6	6	mA	

## **DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)**

DESCRIPTION	CONDI	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	ČE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μ <b>A</b>	·
	or ≤ 0.2V	Vcc = 3V	ICCDR	600	μА	

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C)

DESCRIPTION		-1	2	-1	5	-:	20	-2	25		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Output hold from address change	HO <sup>1</sup>	2		2		2		2		ns	
Chip Enable to output in Low-Z	ILZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	<sup>t</sup> AH	2		2		2		2		ns	

# ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (-40°C $\leq$ T\_A $\leq$ 85°C)

DESCRIPTION	CONDITIONS	SYMBOL	MIN			NOTES
Input High (Logic 1) Voltage		Vін	2.3	Vcc +1	V	1

## **AUTOMOTIVE AND EXTENDED TEMPERATURE SPECIFICATIONS (AT AND XT)**

The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2564 SRAMs. (- $40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  125 $^{\circ}$ C < AT) (- $55^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  125 $^{\circ}$ C < XT)

				M				
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	lcc	195	175	165	155	mA	3, 13
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	ISB1	60	50	45	40	mA	13
	CE ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	IsB2	7	7	7	7	mA	13

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDI	TIONS	SYMBOL	MAX	UNITS	NOTES
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	500	μА	
	or ≤ 0.2V	Vcc = 3V	ICCDR	800	μА	

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - AT; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - XT; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-1	12	-1	5	-7	20	-7	25		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Output hold from address change	tOH	2		2		2		2		ns	
Chip Enable to output in Low-Z	LZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	<sup>t</sup> AH	2		2		2		2		ns	

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \le T_{A} \le 125^{\circ}C - AT) (-55^{\circ}C \le T_{A} \le 125^{\circ}C - XT)$ 

DESCRIPTION CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage		Vін	2.3	Vcc +1	v	1	



## **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

# 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

## **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current L version	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		125	300	μА	14
2 10101011	or ≤ 0.2V	Vcc = 3V	ICCDR		175	500	μΑ	14
Data Retention Current	CE ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		100	300	μА	14
LP version		Vcc = 3V	ICCDR		150	500	μΑ	14
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		-	ns	4
Operation Recovery Time			<sup>†</sup> R	tRC			ns	4, 10


## LOW Vcc DATA RETENTION WAVEFORM




## READ CYCLE NO. 18,9



## **READ CYCLE NO. 27, 8, 10**



# WRITE CYCLE NO. 1 (Chip Enable Controlled)



# WRITE CYCLE NO. 27, 12 (Write Enable Controlled)

